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Abstract 
Exploring the Potential for Accelerating Sparse Matrix-Vector Product on a 
Processing-in-Memory Architecture 
by 
Annahita Youssefi 
As the importance of memory access delays on performance has mushroomed over 
the last few decades, researchers have begun exploring Processing-in-Memory (PIM) 
technology, which offers higher memory bandwidth, lower memory latency, and lower 
power consumption. In this study, we investigate whether an emerging PIM design 
from Sandia National Laboratories can boost performance for sparse matrix-vector 
product (SMVP). While SMVP is in the best-case bandwidth-bound, factors related 
to matrix structure and representation also limit performance. We analyze SMVP 
both in the context of an AMD Opteron processor and the Sandia PIM, exploring 
the performance limiters for each and the degree to which these can be ameliorated 
by data and code transformations. Over a range of sparse matrices, SMVP on the 
PIM outperformed the Opteron by a factor of 1.82. On the PIM, computational 
kernel and data structure transformations improved performance by almost 40% over 
conventional implementations using compressed-sparse row format. 
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Chapter 1 
Introduction 
Sparse matrices are commonly used in a wide range of scientific computing do-
mains and present numerous challenges for performance optimization. To illustrate 
the prevalence and diversity of sparse matrix calculations, the Matrix Market reposi-
tory of test data provided by the Mathematical and Computational Science Division 
of the National Institute of Standards and Technology's Information Technology Lab-
oratory contains almost 500 sparse matrices from 22 different application domains, 
including chemical engineering, circuit physics, economics, finite element analysis, 
fluid flow, nuclear reactor design, oceanography, and petroleum engineering, to name 
a few [2]. 
To avoid unnecessary storage and computation, sparse matrices are often repre-
sented in compressed formats. Such representation is not free of cost: compression 
typically increases the ratio of memory operations to computation. A ubiquitous com-
putation involving sparse matrices is sparse matrix-vector product (SMVP): y — Ax, 
where A is a sparse matrix and x, y are vectors. Performance challenges of SMVP 
using compressed row storage format include: 
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• a high ratio of memory operations to computation, 
• the lack of temporal reuse in A and y renders common locality-based optimiza-
tions irrelevant, 
• indirection of x accesses through column indices requires additional loads, 
• the access pattern for x depends upon the structure of A, and 
• effective optimization strategies vary according to sparse matrix structure. 
Compressed column storage format imposes similar performance challenges, re-
quiring loads of row indices and loads and stores of temporary partial sums. Thus, 
the high ratio of memory operations to computation and the lack of data reuse cause 
sparse matrix-vector product to be bandwidth intensive. As such, it provides a good 
surrogate for other streaming or memory-bound applications. 
Today's microprocessor industry has embraced multicore processors as the general-
purpose computing solution for integrating increasing numbers of transistors on chip 
without driving up power consumption and design complexity. Multicore processors 
enable manufacturers to integrate larger numbers of processing cores onto the same 
chip with few or no changes to the processing core architecture, reducing design and 
development costs. Exploiting thread-level parallelism when it is available enables 
multicore processors to deliver higher performance. However, as the number of on-
chip cores increase, accessing off-chip data can become an increasing performance 
bottleneck. Multicore processors increase bandwidth demands without improving 
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access to off-chip data. Therefore, these architectures currently do little to improve 
performance for bandwidth-bound applications. 
Processing-in-Memory, or Processor-in-Memory, (PIM) architectures (e.g. [20]) 
address data-intensive applications by tightly coupling simpler processing cores with 
large main memories. These cores may be integrated on the memory chips themselves 
or they may be stacked together. Typically the cores have lower clock speeds than 
conventional processors and may lack sophisticated hardware features such as branch 
prediction and out-of-order execution. They rely instead on quick memory access 
times, high bandwidth, and multithreading to deliver high performance for data-
intensive applications. 
Although PIM architectures offer higher bandwidth than conventional micropro-
cessors and multithreaded PIM designs provide latency tolerance, without careful 
attention to the instruction mix and data locality in computational kernels and data 
structures, we can't effectively exploit the full potential of PIM to accelerate sparse 
matrix-vector product. In this study, we investigate whether a PIM architecture can 
substantially boost performance for SMVP compared to a conventional processor. 
With this aim, we examine sparse matrix-vector product both in the context of 
a conventional processor and a PIM design. We begin by exploring the performance 
limiters for SMVP on a conventional processor and examine the degree to which they 
can be ameliorated by data and code transformations. We then analyze the oppor-
tunities and limitations presented by a PIM execution model for this computational 
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kernel. The PIM model we study is a design point from Sandia National Laboratories, 
and we use their Structural Simulation Toolkit (SST)[4] for our experimental studies. 
The AMD Opteron serves as our conventional processor. 
The primary contributions of our work are: 
• detailed performance analysis of SMVP on the Opteron using hardware perfor-
mance counters, 
• a code optimization that reduces the average instruction count per non-zero, 
• a new data structure for improving data locality for non-zeros and column 
indices when SMVP is partitioned among multiple processing and memory ele-
ments, and 
• performance analysis of SMVP on the Sandia PIM model. 
In Chapter 2, we discuss related work. In Chapter 3, we describe our methodology 
for analyzing performance impediments for SMVP and the data and code transforma-
tions we investigate on the Opteron and Sandia PIM. In Chapters 4 and 5, we present 
our experimental setting and results for the Opteron and Sandia PIM respectively. In 
Chapter 6, we compare our SMVP performance on the PIM with that on the Opteron 
as well as with SMVP performance on other PIM and multicore architectures reported 
in related work. We conclude in Chapter 7 . 
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Chapter 2 
Background and Related Work 
2.1 PIM Architectures 
The relative importance of memory access delays on performance has mushroomed 
over the last few decades due to the development of increasingly sophisticated proces-
sors, faster CPU clock speeds, and larger main memories. Since the 1990s, advances 
in semiconductor fabrication processes coupled with this growing memory bottleneck 
have motivated numerous research investigations into the integration of memory and 
logic on the same silicon chip. As power consumption has become of increasing con-
cern to system architects, the simpler processing cores and fewer off-chip data accesses 
associated with PIM have grown in appeal. 
An early architecture that integrated memory and processing was Kogge's EXE-
CUBE [21]. EXECUBE was designed as a low-power single chip building block for 
a massively parallel system. It was motivated in pail by the observation that the 
high internal bandwidth on DRAMs was discarded with the transfer of data between 
separate memory components and CPUs. The chip consists of 4 MB DRAM parti-
tioned among 8 CPUS, which can operate in MIMD or SIMD mode, and ports for 
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both intra- and inter-chip communication. 
As DRAM densities have increased, researchers have explored several configura-
tions of PIM architectures. Sterling and Zima's Gilgamesh system architecture is a 
homogenous scalable system based on the MIND chip [39, 40]. The MIND architecture 
emphasizes wide ALUs integrated with row-wide DRAM access and multiple mem-
ory banks per chip to deliver high bandwidth utilization and low latency. Gilgamesh 
provides data and thread management through an object-based runtime middleware 
layer, or macroserver. 
Other PIM research examines the use of PIM components in heterogeneous sys-
tems. DIVA (Data Intensive Architecture), developed at USC, employs PIM as smart-
memory co-processors intended to replace conventional memory for conventional mi-
croprocessors [16, 13]. The PIM nodes contain single-issue in-order 5-stage pipelines 
that support both 32-bit scalar and 256-bit Wide-Word datapaths, coordinated by 
the same control unit. DIVA targets both regular and irregular applications such as 
sparse-matrix and pointer-based computations. 
Work on PIM architectures at the University of Notre Dame by Kogge and Brock-
man includes both the Shamrock PIM chip proposed for use in the collaborative hy-
brid technology multithreaded architecture (HTMT) [20, 22], and PIM-Lite [9]. The 
HTMT petaflops system project relied on clusters of PIM chips at two different lev-
els of its multi-level memory hierarchy. In addition to accelerator-type processing 
directly in the memory, the PIMs also manage and coordinate data movements in-
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dependently, thereby enhancing memory behavior for very high-speed CPUS. At the 
other end of the spectrum, PIM-Lite offers a low-cost system that serves as memory 
for a host processor. 
The VIRAM architecture, the first implementation from the Berkeley IRAM 
project, is a system on a chip consisting of a conventional CPU, a vector co-processor 
and embedded DRAM [35, 23, 15, 10]. VIRAM was designed for media processing 
and relies exclusively on vector instructions for parallelism. 
Common attributes of these PIM architectures include wide-word or vector op-
erations to exploit memory bandwidth (MIND, DIVA, HTMT, PIM-Lite, VIRAM); 
fine-grain multithreading to hide latency (MIND, HTMT, PIM-Lite); and lightweight 
communication through parcels (MIND, DIVA, HTMT, PIM-Lite), a descendent of 
active messages [43] addressed to memory objects and containing both a command 
and arguments or data [22]. 
Other related architectures include a chip multiprocessor with embedded DRAM 
[45] and the Stanford Smart Memories architecture [28]. Yamauchi, Hammond and 
Olukotun compare performance of 5 SPEC applications on a single chip multipro-
cessor with embedded DRAM against both a CMP with conventional SRAM and a 
2-way uniprocessor with embedded DRAM. They conclude that DRAM integration 
is most effective with complex high-performance processors such as CMPs or very 
wide-issue superscalar processors. 
Smart Memories is a modular reconfigurable architecture consisting of processor 
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tiles, embedded DRAM and a network. The on-chip memory system is configurable 
and can implement caches of different design, local scratchpad memories, or vec-
tor/stream register files. The instruction format and decode can also be configured 
to support either wide or narrow instructions. Thus a variety of architectures can be 
mapped onto the Smart Memories chip. Mai et al. provide a performance evaluation 
of mapping the Imagine stream processor and the Hydra speculative CMP. 
Past PIM designs and related architectures have focused on integrating logic and 
memory on the same chip. While this approach has been successful for building re-
search prototypes, problems have emerged integrating logic with high density memory 
processes in production settings. Figure 2.1 shows cracking in the Micron Alaska chip 
due to poorly managed stresses in the transition from a 2LM DRAM process to a 
6LM embedded logic process [19]. Additionally, memory processes will not deliver 
the same level of performance for logic as good logic processes due to the stacked 
capacitor and increased metal pitch. Integrating memory in a logic process, on the 
other hand, will not deliver high memory density. 
While the Sandia PIM model we study shares attributes of past PIM designs such 
as fine-grain multithreading, parcels, and simple processing cores, it relies on multiple 
on-chip processing elements rather than wide-word or vector units, and stacked rather 
than embedded DRAM. Three-dimensional stacked memory offers lower latency and 
higher bandwidth while still enabling the coupling of high-performance logic and 
high-density DRAM. Researchers are also investigating the performance potential of 
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Figure 2.1: Cracked Alaska Die from Integrated Logic (Image Credit: Micron) 
stacked memory for microprocessors [25, 27] and multicore architectures [26]. 
2.2 Sandia PIM Design 
The PIM design that we study in this work represents a Processing-in-Memory 
architecture under development by Richard Murphy and Arun Rodrigues at Sandia 
National Laboratories [6]. This architecture consists of some number of PIM chips 
(light-weight processing components, or LPCs) interconnected by a network. Each 
PIM chip contains one or more light-weight processors (LWPs). The LPCs are stacked 
with embedded DRAM (eDRAM), and each LWP has local access to a number of 
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attached eDRAM banks. The LWPs on the same chip are connected by an intra-chip 
network, and requests to another on-chip LWP's local memory must pass through 
this network. Likewise, accesses to memory local to LWPs on another LPC must be 
routed through the off-chip network. 
Each LWP has a number of functional units, and LWPs may or may not share an 
ICache. The LWPs are simple processing elements with a short pipeline depth and 
in-order issue. Each has a frame cache which contains a number of active threads. 
One ready instruction may be issued from the threads in a frame cache each cycle. 
Result forwarding enables more than one instruction per thread to be in the pipe at 
once, but there may be no more than a single outstanding branch per thread since 
the hardware doesn't perform branch prediction. On some time quanta, threads 
from the frame cache may be swapped with threads waiting in the memory thread 
pool. Hardware multithreading is the predominant mechanism to hide instruction or 
memory latencies. Therefore, the architecture supports thread-level parallelism but 
little instruction-level parallelism due to single instruction issue and short pipeline 
depths. 
2.3 Sparse Matrix-Vector Product Optimization 
Improving SMVP performance has been the focus of much attention. In relation 
to its dense counterpart, overheads due to sparse matrix data representation result in 
much lower performance per element. Therefore, an active area of research has been 
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ameliorating these costs. 
Two variants of the commonly used Compressed Sparse Row (CSR) data format 
(discussed further in Section 4.2.1) that facilitate vectorization are Ellpack-Itpack 
[18] and Jagged diagonals (JAD) [37]. The former pads rows with zeros to achieve 
a uniform length among all rows, and the SMVP computation can be vectorized by 
proceeding in a column-major order. JAD similarly uses column-major computation 
for vector processing. However, it avoids wasted storage and computation by first or-
dering the rows by decreasing length and then storing the respective column elements 
from each in compressed vectors of decreasing length. The cost of column-major 
computation is repeated loads and stores of the partial sums for each row. 
Blelloch, Heroux and Zagha present the segmented sum algorithm for vector ma-
chines [7]. An improvement on segmented scan SMVP using SUM_SUFFIX (in which 
segments correspond to rows), this algorithm uses auxiliary data structures and vector 
merge instructions to reduce the number of additions, making it superior to JAD on 
the larger sparse matrices in their test suite. The segmented sum algorithm partitions 
the segmented vector into equally sized blocks roughly corresponding to hardware 
vector length. A first pass sums each segment contained entirely within a block and 
stores partial sums for those spanning multiple blocks into a temporary array, while 
a post-processing pass adds in the partial sums using another segmented scan over 
the temporary array. 
Mellor-Crummey and Garvin introduce the length-grouped compressed sparse row 
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(L-CSR) format on which we heavily rely in this study [33]. They investigate its use 
for matrices with common rows of short length and analyze its benefits across a 
number of superscalar processors. Like JAD, L-CSR reorders rows by length, but 
data and computation is kept in row-major order. 
A later work also groups rows by length using a permutation vector instead of re-
ordering data [12]. CSR with Permutation (CSRP) is intended as a variant of JAD for 
vector processing. For matrices used in iterative solvers, however, the cost of reorder-
ing data is amortized over repeated uses and can pale in comparison with CSRP's 
overhead of added indirection to non-zeros and column indexes during computation. 
Data restructuring transformations can be used to reduce the bandwidth con-
sumed by operations on a sparse matrix. Reverse Cuthill-McKee (RCM)[11] reorders 
the nodes of a sparse graph to reduce bandwidth requirements. This reordering clus-
ters the non-zeros in the graph's adjacency matrix closer to the diagonal. Therefore, 
SMVP on the resulting sparse matrix will benefit from improved temporal and spatial 
locality in the input vector accesses. 
Register blocking decomposes a sparse matrix into dense rectangular tiles, obviat-
ing the need for row and column index loads within a tile and enabling register reuse 
of x vector elements. In addition to the use of bandwidth reduction and prefetching, 
Toledo scans sparse matrices for small, fully-dense blocks [42]. 
In the Sparsity system, Im and Yelick use uniformly-sized blocks, storing zeros 
explicitly when necessary [17]. Sparsity automatically tunes kernels for specific matrix 
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and machine characteristics, using code and data transformations including register 
blocking, cache blocking, loop unrolling, matrix reordering, and optimizing for the 
use of multiple vectors. 
Inspired by the Sparsity system and by libraries such as ATLAS, the Optimized 
Sparse Kernel Interface (OSKI) Library by the Berkeley Benchmarking and Opti-
mization Group provides sparse matrix computational kernels that are automatically 
tuned for both the target architecture and the user's matrix [3]. At library-installation 
time, code variants are stored in dynamic libraries and benchmarked for the archi-
tecture. At run-time, the library analyzes the input matrix, workload (specified by 
the user or determined through profiling), and benchmarking data to select a data 
structure and code tuned for the specific characteristics of the matrix. 
The run-time tuning overhead, equal to about 40 SMVPs, is dominated by the data 
structure conversion cost. The tuning results can also be saved and used on future 
runs. Optimizations used for SMVP include register and cache blocking, variable 
block splitting, diagonal storage, reordering, and symmetry. OSKI currently targets 
cache-based superscalar uniprocessors but is being extended for vector architectures, 
SMPs, and large-scale distributed memory machines. 
Most related to our work is that by Williams et al., which compares single-node 
and parallel SMVP on a range of homogeneous and heterogeneous multicore plat-
forms [44]. They investigate SMVP performance on the AMD X2 dual-core Opteron, 
Intel quad-core Clovertown, Sun Niagara2, and two configurations of the STI Cell 
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processor: the PS3 and the QS20 Cell blade. In contrast to our approach, they use 
auto-tuning and search to optimize performance based on both sparse matrix and 
architectural characteristics. We compare our results to theirs in Section 6.2.2. 
2.4 SMVP on PIM Architectures 
Prior work on several of the previously mentioned PIM systems (DIVA, Gilgamesh 
and VIRAM) has studied sparse matrix-vector product kernels. Experimental studies 
on DIVA include the NAS Conjugate Gradient benchmark, in which SMVP consumes 
80% of the running time. Draper et al. [13] report almost a twofold performance 
improvement on one PIM node over the host processor, and Hall et al. [16], an 8x 
speedup on 16 PIM nodes over the host processor. Their SMVP algorithm uses 
column-major storage, a parallel reduction from private results distributed across 
nodes, partitioned A and row index vectors, and replicated x and column start vectors. 
Sterling and Zima use SMVP to illustrate data distribution and alignment on Gil-
gamesh [40]. Their study is based on a specific approach to data parallel SMVP and 
partitions the matrix into submatrices with roughly equivalent numbers of nonze-
ros before compressing them into CSR format. This approach requires storage for 
temporary partial sums and communication to compute the global sum. They do 
not include their reasons for selecting this approach to data parallel SMVP, nor the 
partitioning algorithm, in the paper, and experimental results are not provided. 
Gaeke et al. compare the performance of several memory-intensive benchmarks, 
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including SMVP, on the VIRAM architecture and several commercial microproces-
sors [15]. In their evaluation of SMVP, they compare compressed sparse row format 
with the Ellpack format and the segmented-sum algorithm [7]. The segmented sum 
implementation achieves almost a 50% improvement over CSR on VIRAM but is still 
approximately 55% worse than CSR on the P4 architecture (VIRAM clock speed is 
200 MHz whereas the P4 has a 1.5 GHz clock). 
Our work differs both in our choice of data structures and code optimizations, 
as well as in the depth of our performance evaluation for this specific kernel. Fur-
thermore, the Sandia PIM design is significantly different than VIRAM in exploiting 
thread-level parallelism, requiring communication between independent on-chip light-
weight processors, and its NUMA memory characteristics. 
Additionally, SMVP has been evaluated on vector processors [7] and GPUs [8, 
24, 38]. While the general architectural features of GPUs differ from PIM, there 
are similarities such as SIMD or vector units, slower clock rates than conventional 
microprocessors, higher on-chip bandwidth, and in-order execution without branch 
prediction. In the past, lack of double-precision support and overhead of indirect 
memory accesses has limited the success of SMVP on GPUs. However, as general 
purpose GPUs are starting to include double-precision support, some of the same 
optimization techniques for PIM may become applicable to GPUs as well. 
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Chapter 3 
Approach and Methodology 
While other research has shown that PIM architectures can provide a significant 
performance boost to data-intensive codes such as Cornerturn (dense matrix trans-
pose) [13, 41], Transitive Closure [13, 15], and GreyFilter (3x3 convolution) [10], we 
analyze the performance benefits of our target architecture specifically in the context 
of applying a SMVP kernel to workloads including fluid and polymer DFT, circuit, 
computational mechanics, and structured cube matrices. We compare this perfor-
mance to that attainable on a sophisticated contemporary conventional processor. 
Through our work with SMVP, we hope to gain insights into the more general problem 
of applying PIM architectures to accelerate streaming and irregular computations. 
In this section, we describe our approach to analyzing performance and our code 
and data transformations for a conventional processor, the AMD Opteron, and for 
our PIM model, the Sandia PIM. In the subsequent sections, we present the results of 
our performance analysis and applied transformations. First, we introduce the sparse 
matrices we use in our work. 
16 
3.1 Sparse Matrix Testing 
The Trilinos Project at Sandia National Laboratories is an object-oriented soft-
ware framework for solving large-scale scientific and engineering problems [5]. It is 
implemented in C/C++ and Fortran and makes use of existing libraries such as LA-
PACK and the BLAS. The Epetra package consists of linear algebra services used for 
all Trilinos solvers. 
The Epetra package provides a basic performance test that utilizes 5-point, 9-
point, and 25-point stencil sparse matrices. These sparse matrices represent the 
neighbor relation between elements such that in the 5-point stencil, the majority of 
rows contain 5 non-zeros, representing an element and its neighbors in the matrix. 
The 9- and 25-point stencils are likewise dominated by rows of length 9 and 25, 
respectively. As a result, the matrices are highly structured and well-banded around 
the diagonal. While the regular structure found in these test matrices is not typical, 
they provide us with some simple test cases with which to begin our experimentation 
and make general performance evaluations. 
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Table 3.1: Sample Matrices 
Matrix Rows Non-zeros Lengths Dom. Lengths Graph 
Circuit 
circuit_4 
RHPentium_new 
80,209 
25,187 
307,625 
258,265 
71 
34 
1-5 
5-9 
„ 
.. 
1 'X 
Comp Mech 
defrollnip.unordered 
DIE3D 
viscoelastic 
6001 
9873 
23,439 
163,533 
1,733,371 
911,185 
23 
10 
47 
9,15,18,19,30,36,50 
89,147,243 
26,30 
; 
X 
^ ^ r s n i f r r r 
,, 
\ 
Fluid DFT 
FluidDFT 
FluidDFT_rcm 
1643 
1643 
1,167,426 
1,167,426 
521 
521 
NA 
NA 
\ 
"~ % 
Continued on next page . . . 
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Table 3.1 - Continued 
Matrix Rows Non-zeros Lengths Dom. Lengths Graph 
PolyDFT 46,176 3,690,048 19 79 
PolyDFT_rcm 46,176 3,690,048 19 79 
Other 
ddayOl 21,180 923,006 45 
fidap035_rua 19,716 218,308 17 
Structured 
cube7p_64n_natural 262,144 1,810,432 6,7 
cube27p_32n.lx2x2 32,768 830,584 18,27 
19 
Since the basic performance test matrices will not provide a good indication of be-
havior for sparse matrices with very different characteristics, we obtained a sampling 
of sparse matrices from real problems of interest from a variety of areas including 
circuit design, computational and fluid mechanics, and others.1 Table 3.1 presents 
the number of rows, number of non-zeros, number of row lengths, dominating row 
lengths, and a graphical representation2 for each sparse matrix in our testbed. 
This selection of sparse matrices encompasses a wide range of characteristics. The 
structured sparse matrices (cube7p and cube27p) are characterized by only a small 
number of row lengths and 2 dominating row lengths, while at the other end of the 
spectrum, FluidDFT has 521 different row lengths, none of which dominate. The row 
lengths in FluidDFT are also very long, ranging (with the exception of some rows of 
length 1) from 457 to 1198, whereas circuit_4 is dominated by row lengths of only 
1 through 5. While circuit_4 has around 80K rows and 300K non-zeros, ddayOl has 
over 3 times as many non-zeros but almost a fourth the number of rows. Total non-
zeros range from a low of 163.5K (defrollnip.unordered) to 3,690K (PolyDFT), and 
total number of rows from 1643 (FluidDFT) to 262,144 (cube7p_64n_natural). Two of 
the matrices, FluidDFT and PolyDFT, are also presented in Reverse Cuthill-McKee 
(RCM) orderings. 
1
 Courtesy of Michael Heroux, Sandia National Laboratories. 
2Made with the MATLAB spy function. 
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3.2 AMD Opteron Performance Strategies 
Initially, we explore code and data transformations to improve the performance of 
bandwidth utilization on a single CPU of the AMD Opteron processor and examine 
hardware performance counter data to understand the obstacles to further improve-
ment. We rely on general transformations rather than tuning for the characteristics 
of specific sparse matrix structures. (OSKI focuses on tuning matrix data structures 
based on their sparsity patterns [3], and work by Williams et al. uses an autotuning 
framework to specialize kernels for different sparse matrices [44].) In our preliminary 
evaluation of sparse matrix kernel performance, we first consider its performance us-
ing test matrices from Sandia's Trilinos Project. Later, we consider the performance 
of our SMVP kernels on sample matrices, described in Table 3.1, that represent work-
loads of interest to Sandia. More about our experimental framework is presented in 
the next chapter. 
3.2.1 Compressed Sparse Row 
We start by examining the overhead incurred by a commonly used data repre-
sentation for sparse matrices, compressed sparse row format (CSR). CSR stores the 
non-zero elements in one contiguous data vector and uses additional data vectors for 
storing the starting position and column indices for each row. Figure 3.1(A) shows the 
CSR data structures and basic computational kernel for SMVP using CSR format. 
We can quantify the amount of overhead incurred by the sparse format repre-
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A. Compressed Sparse Row (CSR) 
rowstart 
cols 
col = l 
do row = 1, max_rows 
temp = 0 
do col = col, rowstart(row + 1) - 1 
temp = temp + nz(col) * x(cols(col)) 
result(row)=temp 
12 52 4 9 47 93 . . . 
9 35 -8 34 6 4 13 . . . 
B. Length-grouped CSR (L-CSR) 
length 
lenstart 
rowind 
2 
1 
3 
3 
. . . 
. . . 
1 \ 
1 99 , . . . 
cols 
nz 
12 52 2 28 4 9 47 . . . 
9 35 -6 82 8 34 6 4 . . . 
col = l 
do len = 1, num_lengths 
rowlength = length(len) 
firstrow = lenstart(len) 
lastrow =lenstart(len + 1) - 1 
do row = firstrow, lastrow 
temp = 0 
doi = 1, rowlength 
temp = temp + nz(col) * x(cols(col)) 
col++ 
result(rowind(row))=temp 
Figure 3.1: CSR and L-CSR Formats and SMVP Kernels 
sentation by comparing the performance of a dense matrix in CSR format against 
those in dense format. The CSR format requires reading an explicit column index 
for each non-zero and subsequently reading the value of x indicated by that column 
index. Additionally, the computation of each row requires a read of the row index to 
calculate the number of elements in the row. We can assess the effects of row length 
on performance by varying the number of elements per row while keeping the total 
number of elements and input vector access pattern the same. 
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3.2.2 Length-grouped Compressed Sparse Row 
To evaluate the impact of instruction mix on performance, we use a variant of 
CSR, length-grouped compressed sparse row (L-CSR) [33]. L-CSR format regroups 
rows by length (number of non-zero entries). An additional indirection couples the 
lengths with indices of the starting rows for each length. The L-CSR data structures 
and accompanying SMVP computation kernel are depicted in Figure 3.1(B). 
Prior work by Mellor-Crummey and Garvin [33] has shown that L-CSR has ben-
efits for both instruction mix and schedule when performing sparse matrix-vector 
product with sparse matrices in which many rows share a short common length. The 
CSR format prevents effective software pipelining since the computation of each row 
involves a recurrence and nothing is known regarding the length of consecutive rows. 
Grouping same-sized rows together enables applying unroll-and-jam to interleave 
the computation of different rows of the same length. Assuming the absence of mem-
ory stalls, this fills the floating point pipeline with multiple independent recurrences. 
The benefits of explicitly applying unroll-and-jam code to the L-CSR format depend 
on the architecture and compiler. 
Mellor-Crummey and Garvin also explored fully unrolled loops for specific row 
lengths (referred to as special case code) when the characteristics of the matrices 
were known. Both transformations reduce loop overhead (the latter eliminating it 
completely for specially-handled row lengths) and expose more context for compiler 
optimizations. 
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Using the Rice Simulator for ILP Multiprocessors (RSIM), Mellor-Crummey and 
Garvin discovered that L-CSR format led to a large reduction in address arithmetic 
overhead. We compare the effects of using L-CSR for L1-, L2-, and memory-bound 
problem sizes of our performance test matrices as well as for our sample matrices on 
the Opteron. 
3.2.3 Read Miss Clustering 
To see if we can obtain more performance from the memory system, we exper-
iment with read miss clustering [34]. One of the challenges of optimizing sparse 
matrix-vector product is improving the memory system performance of an applica-
tion with little data reuse. A memory optimization technique that does not rely 
on data reuse is exploiting Memory-Level Parallelism (MLP). This technique involves 
grouping memory operations close together in order to overlap their latencies as much 
as possible. For example, read miss clustering uses cache-line-stride array accesses to 
group together read misses. 
In addition, grouping enough outstanding loads together to cover the bandwidth-
delay product optimizes the use of available bandwidth. McCalpin shows the rela-
tionship between latency and bandwidth for 1 to 9 concurrent cache misses on the 
Opteron with DDR-400 memory [31]. Bandwidth consumption rises sharply with 
only a small increase in latency from 1 to 4 concurrent misses, then improves more 
gradually with a larger increase in latency up to 6 concurrent misses. Beyond 7 con-
current misses, latency continues to increase while bandwidth consumption remains 
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for(row = f i r s t row; row <= las t row; row ++){ 
r e s = nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero [col+8] * x[col_index[col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero [col+8] * x[col_index[col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index [col+8]] ; 
r e s += nonzero[col+16] * x[col_index [col+16]]; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index[col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index[col+8] ] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index [col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero [col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index[col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
col ++; 
r e s += nonzero[col] * x [co l_ index[co l ] ] ; 
r e s += nonzero[col+8] * x[col_index[col+8]] ; 
r e s += nonzero[col+16] * x[col_index[col+16]] ; 
r e s += nonzero[col+17] * x[col_index[col+17]] ; 
resul t [csr l_rowindex [row]] = r e s ; 
col += 18; 
Figure 3.2: Read Miss Clustering for Rows of Length 25 
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mostly flat. McCalpin does not explain the cause of this behavior but indicates that 
limitations in the memory controller interface may be at fault. His experimental re-
sults suggest that grouping too many memory accesses together can have a negative 
impact on memory latency. 
Given a cache line size of 64 bytes, a single row of the Trilinos basic performance 
test 5-point stencil is shorter than a cache line, which contains 8 doubles. In the 
25-point stencil, on the other hand, each row spans multiple cache lines. Thus, for 
the 25-point L-CSR, we can exploit MLP easily by modifying the special-case code 
so that instead of striding sequentially through each row, we group together accesses 
that are one cache line apart. Furthermore, the length-grouped format enables us to 
cluster read misses for multiple rows at a time using unroll-and-jam. An example of 
read miss clustering across 1 row is shown in Figure 3.2. 
3.2.4 Data Prefetching 
Pai and Adve show that data prefetching in addition to read miss clustering im-
proves performance more than either optimization alone [34]. Read miss clustering 
overlaps multiple read latencies with each other but does not necessarily overlap them 
with computation. The AMD Opteron processor uses next-line hardware prefetching. 
The data in A and the column indices vector is stored and accessed contiguously, 
enabling the hardware prefetcher to perform well for these data structures. We in-
vestigate whether software prefetching can yield any additional improvements and 
compare its effects with that of read miss clustering. 
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We also consider the potential of prefetching data from the x vector to improve 
performance by comparing the effects of different locality patterns in x-vector accesses. 
The amount of cache reuse of x depends on the structure of the sparse matrix. As 
our basic performance test matrices are already highly structured and therefore likely 
to benefit from a decent amount of cache reuse, exploring whether these matrices 
might still perform better with different x-vector access patterns indicates whether 
prefetching this data could boost performance further. 
3.3 Further Opteron Performance Considerations 
3.3.1 Memory Access Order and Non-temporal Writes 
Another factor in memory performance, particularly significant for streaming ap-
plications, is the impact of memory access order. On DRAM chips, performance is 
dependent on access patterns to banks, rows and columns. Banks operate indepen-
dently of each other, and entire rows are accessed at a time and their data transferred 
into the bank's buffer. These cached rows must then be written back (bank pre-
charges) before other rows can be activated. The bank is unavailable during the 
latencies of row activations and pre-charges. Additionally, switching between reads 
and writes and shared address lines may also impact performance [36]. 
Memory access scheduling attempts to improve memory performance by reorder-
ing memory accesses to take advantage of DRAM chip characteristics, such as bank 
parallelism and row locality [32, 36]. A performance comparison of signal processing 
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kernels on PIM, stream processing and tiled processing architectures shows that on a 
PIM architecture (VIRAM), 21% of total cycles for Corner Turn, a matrix transpose 
kernel for testing bandwidth, are wasted due to DRAM pre-charge cycles caused by 
non-sequential memory accesses [41]. 
In the CSR-based SMVP kernels, accesses to non-zeros and column indices are 
sequential, which should result in good memory access performance. The indirect 
accesses to the x vector may result in non-sequential memory accesses. However, 
the degree to which these might impact performance will vary with sparse matrix 
structure. Caching on the Opteron will also reduce the impact of these non-sequential 
accesses in comparison with the PIM. In addition, the physical memory mapping will 
vary between application runs, leading to different access patterns. Thus, it doesn't 
appear that general optimizations directed at memory access ordering are applicable 
for SMVP on the Opteron. 
Another technique used for improving bandwidth utilization on streaming data 
is the use of non-temporal writes. Non-temporal write instructions omit fetching a 
cache line first on a write-miss. If the hardware uses a write-combining buffer, writes 
to the same cache line may be aggregated before the write-back to memory. Our 
experiments with non-temporal writes for the L-CSR SPVM kernels resulted in worse 
performance, likely due to increased memory traffic from uncombined write-backs. 
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3.3.2 Bandwidth Utilization 
Ideally, SMVP should be bandwidth bound. However, it is uncertain to what de-
gree SMVP performance is constrained by the availability of bandwidth rather than by 
other architectural constraints or computational inefficiencies. Furthermore, contem-
porary computer architectures frequently boast much higher theoretical bandwidths 
than they can effectively utilize. Therefore, before we can determine the efficiency of 
our SMVP kernels and data structures, we must first establish how much bandwidth 
can be effectively sustained on the Opteron. We estimate the effective peak band-
width by use of both the STREAM benchmark [30] and benchmarks developed by 
Gabriel Marin [29], and we subsequently calculate the percentage of both theoretical 
and effective peak bandwidth consumed by our best-performing SMVP kernels on the 
Opteron. 
3.4 PIM Performance Strategies 
Our target PIM model, described in Section 2.2, consists of multiple fine-grain 
multithreaded in-order processors per chip, each connected to local memory. Multiple 
chips are connected via a network. This distributed shared memory architecture 
supports light-weight threads (such as Sandia's Qthreads library) and Full-Empty 
Bit synchronization. The local memory is on-package but off-chip, stacked to provide 
high bandwidth and low latency. 
As with our approach on the Opteron, we want to rely on general transformations 
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to evaluate SMVP performance on the PIM, rather than tuning for the characteristics 
of specific sparse matrix structures. Since the PIM has single-issue in-order processors 
without branch prediction, we would like to reduce the branch overhead as much 
as possible in our computational kernel. However, the applicability of L-CSR with 
special-case code for our real sample matrices is limited due to a wide variation in 
row lengths and in the numbers and frequencies of row lengths. 
Creating special-case code for sparse matrices with numerous or long row lengths 
might not only be cumbersome but also result in serious code bloat. Furthermore, 
only rows of lengths specifically handled by special-case code benefit from this kernel, 
whereas other rows still incur the same costs as in the regular CSR kernel. Therefore, 
we are motivated to design a kernel that provides much of the same benefits but 
without these drawbacks. The result, a kernel inspired by Duff's device, is presented 
in the next section. 
3.4.1 Duff's Device 
We explore using Duff's device [14] as a way to handle rows of different lengths 
with the same code, while still providing more context to the compiler and lowering 
branch overhead in comparison with a loop that handles a single element at a time. 
Originally created for copying sequences of arbitrary length into an I/O register, 
Duff's device interlaces the structures of a switch and a loop in C to unroll the loop, 
relying on the fall-through semantics of the case statements. It is depicted in Figure 
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regis ter n = (count + 7 ) / 8; 
switch (count 
{ 
case 0 
case 7 
case 6 
case 5 
case 4 
case 3 
case 2 
case 1 
% 8) 
do { *to = *from++ 
*to = *from++ 
*to = *from++ 
*to = *from++ 
*to = *from++ 
*to = *from++ 
*to = *from++ 
*to = *from++ 
} while (--n > 0); 
Figure 3.3: Duff's Device 
3.3.3 We present a simplified version of a SMVP kernel based on Duff's device in 
Figure 3.4. 
We implement the L-CSR SMVP kernel based on Duff's device instead of using 
special case code. This same technique can be applied to the GSR kernel but requires 
a few more calculations per row, whereas these calculations can be made only once 
per row-length group for L-CSR. In our experiments, we replaced increments of the 
column index and indexing in the non-zero and column index arrays with explicit 
pointer calculations to overcome limitations of the compiler we used for this work 
(gcc 3.3) and reduce the number of instructions in the inner loop. Because the loop 
may be entered at any case statement, we must calculate pointer offsets by subtracting 
from the last address possibly accessed in the loop, rather than adding from the first. 
Optimized versions of both L-CSR and CSR SMVP kernels based on Duff's device 
3to is not incremented because it references an I/O register. 
31 
for (row = f i r s t row; row <= lastrow; row++){ 
i t e r a t i ons= [row_ 
enter= row_length 
res=0.0; 
switch (enter) 
i 
i 
case 0 
case 7 
case 6 
case 5 
case 4 
case 3 
case 2 
case 1 
} 
results[row] 
length 
y. 
do 
= r e s ; 
8; 
•C 
} 
+ 7 ) / 8 ; 
r e s 
r e s 
res 
res 
r e s 
r e s 
r e s 
r e s 
+= 
+= 
+= 
+= 
+= 
+= 
+= 
+= 
while ( 
nonzero[col] 
nonzero[col] 
nonzero[col] 
nonzero[col] 
nonzero[col] 
nonzero[col] 
nonzero[col] 
nonzero[col] 
— i t e r a t i o n s : 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
* x[col_index[col]] 
> 0 ) ; 
; col 
; col 
; col 
; col 
; col 
; col 
; col 
; col 
++; 
++; 
++; 
++; 
++; 
++; 
++; 
++; 
Figure 3.4: SMVP Based on Duff's Device 
are provided in Appendix A.3 and A.2 respectively. 
3.4.2 Doublets 
As in other parallel NUMA architectures, load balancing and data locality are 
critical to good performance on the PIM. We address the former with our choice of 
parallel decomposition, while the second leads us to introduce a new data structure 
modification: the doublets structure. This structure merges two data streams, the 
non-zeros and column indices, into a single stream, facilitating data and computation 
alignment and improving data locality. 
In order to achieve good performance on the PIM architecture, as on NUMA 
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architectures in general, it is essential to dispatch each computational thread to the 
processing element local to the data it needs. The non-zeros in A are double-precision, 
whereas the column indices are integers. Therefore, although there are the same num-
ber of elements in each, the size discrepancy complicates correlating computational 
threads with their data when data is distributed based on memory address. 
struct doublet { 
double nonzero_even; 
int col_even; 
int col_odd; 
double nonzero_odd; 
>; 
Figure 3.5: Doublet Structure 
Packing non-zeros with their corresponding column indices in a data structure ad-
joins the two for computational correlation but results in 12-byte alignment. To main-
tain 8-byte alignment, we pack pairs of non-zeros and column indices together. Thus 
we merge the non-zeros and column indices into a single vector of doublet structures. 
The doublet structure definition is depicted in Figure 3.5. In addition to facilitat-
ing data distribution, this format provides potential benefits relating to prefetching, 
spatial locality, memory access ordering, address calculation, and data alignment. 
The SMVP kernel must be modified to handle the doublet data structure correctly, 
since a row may start with either an even or odd element. An example of the use 
of doublets integrated with the L-CSR kernel based on Duff's device is provided in 
Appendix A.4. This code has also been optimized to eliminate unnecessary address 
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arithmetic. 
3.5 Further PIM Performance Considerations 
3.5.1 X-Access Overhead 
While the doublets data structure enables us to align computation threads with 
the majority of the non-zeros and column indices they access, accesses to the x vector, 
the result vector, and the row index vector may be remote. The result and row index 
vectors are only accessed once per row, whereas the x vector is accessed once per 
non-zero. Thus the accesses to x are the most likely to degrade performance. Since 
the PIM chip doesn't have a data cache, remote accesses to x data are likely to be 
far more costly than on the conventional processor as no amount of reuse will be 
exploited. In order to evaluate the impact of these accesses, we compare against the 
performance of computing rows with locally-allocated x data for three matrices on 
three different network configurations. 
3.5.2 Bandwidth Utilization 
In view of the peak theoretical bandwidth for our PIM model, we consider how the 
instruction mix interacts with architectural constraints to limit bandwidth utilization. 
We analyze the instruction mix for each of our tested SMVP kernels and determine 
the resulting upper bounds for bandwidth consumption. We subsequently calculate 
the bandwidth sustained by our best performing matrix and kernel on our PIM design, 
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and we conclude by comparing bandwidth utilization and performance on the PIM, 
the Opteron, and in related work. 
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Chapter 4 
Analysis of SMVP on a Conventional Processor 
In this chapter, we present our experimental setting and results on a contemporary 
superscalar processor, the AMD Opteron. Through the use of code and data transfor-
mations as well as hardware performance monitoring tools, we strive to understand 
the obstacles to achieving better performance on this complex architecture rather 
than trying to optimize performance based on the specific characteristics of individ-
ual sparse matrices. Our intent is to determine whether the Sandia PIM design offers 
a better architectural solution for SMVP workloads than conventional processors. 
4.1 Experimental Framework 
Our experimental setting for a conventional processor is a Cray XD1 cluster with 
2 dual-core 2.2 GHz AMD Opteron 275 processors per node and DDR-400 RAM 
with a theoretical peak memory bandwidth of 6.4 GB/s. Each processing core has 
separate 64 KB LI data and instruction caches, each with its own 2-level TLB, and 
a private 1 MB L2 cache. There is one memory controller on chip, and each core has 
2 GB of local memory for a total of 8 GB per node. To collect hardware performance 
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counter data, we use the HPCToolkit performance monitoring tools developed at 
Rice University [1]. For the Opteron, we examine single-CPU performance only on a 
dedicated node to ensure that there is no competing memory traffic. 
We use the Trilinos library (discussed in Section 3.1), version 7.0.4, compiled 
with the PGI compiler suite, version 6.1.2. The Epetra_CrsMatrix class embodies 
double-precision sparse compressed row matrices and their related functionality, such 
as matrix-vector product. This class serves as our baseline CSR representation in 
our experiments on the Opteron. As mentioned in Section 3.1, we use the Epetra 
basic performance test matrices as well as our sample matrices from real workloads 
for testing. 
4.2 Experimental Results 
4.2.1 Sparse Format Overhead 
To measure the amount of overhead incurred by using a sparse matrix format in a 
matrix-vector product, we compare the performance of a dense matrix in GSR format 
against the performance of dense matrices in regular format. Figure 4.1 shows the 
performance of dense matrix-vector product using high performance BLAS libraries 
(both dgemm and dgemv library routines are used, although in both cases the matrix is 
multiplied with a single vector) against matrix-vector product using a dense matrix in 
CSR format. The ATLAS and Goto dgemv BLAS perform 4.8 and 7 times better than 
the Epetra_CrsMatrix routine which uses CSR format, respectively, for the smaller 
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Figure 4.1: Sparse vs. Dense Matrices 
problem size (sized to fit on chip), and 3.2 and 5.2 times better for the memory-bound 
problem size. 
Furthermore, Figure 4.2 shows the performance degradation associated with using 
a sparse format when the total number of elements in the matrix and the access 
pattern of the vector are kept constant for 25 and 5 elements per row. {Optimized 
storage indicates that data has been relocated into contiguous storage after sparse 
matrix creation rather than representing each row as an independent vector.) In 
relation to a dense matrix in sparse format, performance for the large problem size 
degrades by a factor of 18 when sparse rows are reduced to 25 elements and by almost 
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Comparison of Sparse Format Performance 
D 10,000 elements H 490,000 elements j 
not optimized | optimized storage 
dense matrix in sparse format 
not optimized | optimized storage 
sparse w/ 25 nonzeros per row 
not optimized j optimized storage 
sparse w/ 5 nonzeros per row 
Figure 4.2: Sparse Matrices with Different Row Lengths 
a factor of 80 when they are reduced to 5 elements. 
To improve sparse matrix performance, it is necessary to understand the sources of 
overhead. Factors that can significantly limit performance include the instruction mix, 
memory latency, memory bandwidth, and the instruction schedule. We investigate 
these factors in the following sections. 
4.2.2 L-CSR 
In Figure 4.3, we show the impact of applying both explicit unroll-and-jam and 
special case code to L-CSR for three different problem sizes of the 5-point stencil 
that fit in LI, L2, and memory. Special case code is provided for row lengths of 
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L-CSR 5-point Stencil 
£ 100 
Ll-bound 
L2-bound 
memory-bound 
I special case code for row lengths 3, 4, 5 
0 2 4 
Unroll Factor 
Figure 4.3: L-CSR Performance: 5-point Stencil 
3, 4 and 5 (covering all the row lengths for this computation). The unroll-and-jam 
transformation does not lead to a performance improvement because the compiler 
is already able to software pipeline the code. With just the addition of special case 
code, we achieve L-CSR to CSR MFLOPS ratios of 2.17, 1.66 and 1.11 for the three 
problem sizes. 
Size 
Ll-bound 
L2-bound 
memory-bound 
5-] 
CSR 
621 
506 
331 
ooint 
L-CSR 
1350 
841 
366 
9-] 
CSR 
753 
632 
361 
point 
L-CSR 
1354 
941 
397 
25-
CSR 
631 
630 
419 
point 
L-CSR 
1046 
996 
476 
Table 4.1: CSR and L-CSR MFLOPS 
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L-CSR Performance Improvements 
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Figure 4.4: L-CSR Performance Improvements 
Table 4.1 shows the CSR and L-CSR MFLOPS for the L1-, L2-, and memory-
bound problem sizes of all three basic performance test matrices, and Figure 4.4 de-
picts the corresponding percent improvements in L-CSR MFLOPS to CSR MFLOPS. 
The L-CSR kernels for each matrix use special case code for the dominating row length 
of the matrix. 
In the Ll-bound 5- and 9-point problems, the CSR performance improves due 
to lower per-nonzero branch overhead as row length gets larger, whereas the L-CSR 
performance is the same for these two row lengths because that overhead has been 
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eliminated. With L2- and memory-bound problem sizes, performance mostly im-
proves with row length (with one exception noted below). As loads and stores cost 
more, additional row overhead (stores and row index reads) degrade performance. 
The performance of the 25-point stencil is counterintuitive for the LI- and L2-
bound problems. In the Ll-bound problem, 25-point stencil CSR performance is worse 
than that of the 9-point stencil, and although L-CSR improves the performance by 
66%, it is still worse than that of the smaller stencil sizes. It is difficult to understand 
the cause of this behavior using hardware performance counter data. For the Ll-
bound size, a difference in LI cache miss samples may indicate a larger number of LI 
misses due to cache conflicts for the 25-point stencil; however, the number of samples 
is too small to be definitive. Differences in input vector access patterns could also 
play a role as these accesses span more cache lines per row. 
In the L2-bound problem, 25-point stencil CSR performance is the same as that 
of the 9-point stencil, but L-CSR performance is better. This indicates that at the 
L2 problem size, the cause for the lower-than-expected performance of the 25-point 
stencil has been at least partially ameliorated by improvements to the instruction 
mix. 
The fact that L-CSR delivers diminishing benefits as the problem size increases 
demonstrates that memory hierarchy performance dominates effects due to instruction 
mix and schedule for larger problem sizes. When the data is small enough to fit in the 
LI cache, we achieve over a twofold improvement on matrices with short rows, but as 
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Group 
Circuit 
Comp Mech 
Fluid DFT 
Other 
Structured 
Name 
circuit_4 
RHPentiurri-jiew 
defrollnip_unordered 
DIE3D 
viscoelastic 
FluidDFT_rcm 
FluidDFT 
PolyDFT_rcm 
PolyDFT 
ddayOl 
fidap035_rua 
cube7p_64n_natural 
cube27p_32n_lx2x2 
# Lengths 
71 
34 
23 
10 
47 
521 
521 
19 
19 
5 
17 
4 
4 
Special Cases 
1-5 
5-9 
9,15,18,19,30,36,50 
89,147,243 
26,30 
NA 
NA 
79 
79 
45 
9 
6,7 
18,27 
% Improvement 
-27 
10 
8 
1 
1 
NA 
NA 
7. 
10 
12 
2 
18 
8 
Table 4.2: Sample Matrices 
the problem sizes become memory bound, the improvements to the instruction mix 
and schedule alone cannot overcome the memory delays and the improvement due to 
L-CSR deteriorates to below 15% for all three matrices. Additionally, when the data 
fits in LI, the improvements for the three matrices vary from 66 to 117%, whereas 
at the memory-bound size, there is only a slight difference in improvements, showing 
that as memory performance becomes the limiting factor, other performance factors 
such as row length diminish in comparison. 
Next we apply L-CSR with special case code to our real sparse matrix testbed. 
These matrices, along with their number of row lengths, most common row lengths for 
which special case code was generated, and percent improvement in L-CSR MFLOPS 
over CSR MFLOPS, are listed in Table 4.2. Among our 13 samples, we could not 
apply special case code to the L-CSR transformation for two (FluidDFTs) because 
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there were 521 row lengths with no dominating lengths. Among the 11 remaining 
samples, using L-CSR with special case code for dominating row lengths resulted in 
worse performance for one, the same performance for three, and improved perfor-
mance for 7. The average improvement for the latter was 10%, with minimum and 
maximum improvements of 7 and 18%. 
4.2.3 Read Miss Clustering 
Unfortunately, adding read miss clustering to the 25-point stencil L-CSR degraded 
performance 18%. An examination of the assembly code for the computational ker-
nels of both versions revealed that the compiler could not optimize away the address 
arithmetic in the version with clustered read misses, resulting in many more non-
essential operations. In Table 4.3 we show measurements from the matrix-vector 
product routine for the 25-point stencil L-CSR with and without read miss clus-
tering. Instructions per cycle increased with read miss clustering, but only due to 
non-essential operations. The floating point operations per cycle decreased, and the 
percent of instructions that are floating point operations have decreased from 68.6% 
to only 44.1%. 
In addition, L2 misses increased approximately 55% while hardware prefetches 
remained about the same. This demonstrates that data from hardware prefetches 
is not arriving fast enough to satisfy the new read access patterns, resulting in late 
prefetches. The additional explicit L2 misses further strain the on-chip memory sub-
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Measurement 
Instructions/Cycle 
Floating Point Ops/Cycle 
Cycles 
LI Data Load Misses 
LI Data Store Misses 
L2 Data Cache Misses 
Hardware Prefetches 
LS Buffer 2 Full 
LI TLB Misses 
L2 TLB Misses 
L-CSR 
0.45 
0.31 
1.25 e9 
2.79 e7 
6.55 e5 
1.08 e6 
2.58 e7 
6.63 e7 
1.31 e5 
4.26 e5 
w/read miss clustering 
0.61 
0.27 
1.50 e9 
2.73 e7 
6.55 e5 
1.67 e6 
2.64 e 7 
3.45 e8 
1.31 e5 
4.26 e5 
w/software prefetch 
1.36 
0.36 
1.12 e9 
2.69 e6 
6.88 e5 
2.57 e7 
2.00 e6 
7.31 e7 
1.31 e5 
4.26 e5 
Table 4 .3: Memory-bound 25-point Stencil L-CSR Kernel Performance Data 
system. Cycles of load store buffer occupancy (LS Buffer 2 Full1) have increased 
dramatically over 5 times. 
Figure 4.5 compares dispatch stalls for this routine. (It should be noted that 
dispatch stall measurements vary between runs and cause a larger amount of per-
formance interference than other performance measurements.) The increase in load 
store buffer occupancy is accompanied by a more than 3-fold increase in dispatch 
stalls due to Full Load Store Unit, showing that the front end of the memory system 
is more saturated from the read miss clustering transformation. 
When we hand-optimized the code with read miss clustering so that the instruction 
count was the same as in the regular 25-point stencil L-CSR, performance was still 
17% worse. Thus it appears the performance degradation from read miss clustering 
is due to its impact on memory system behavior rather than the instruction mix. 
Furthermore, the increased load store buffer occupancy and dispatch stalls due to 
1The Opteron has a two-level load store buffer and native hardware performance counters measure 
cycles of occupancy for the second level of the buffer. 
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Dispatch Stalls for L-CSR Kernel 
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Figure 4.5: Memory-bound 25-point Stencil L-CSR Kernel Dispatch Stalls 
full load store unit indicate that our kernel is latency-bound rather than bandwidth-
bound: the computation cannot utilize more of the available bandwidth because 
existing memory requests saturate the memory system for too long, preventing the 
dispatch of further memory operations. 
4.2.4 Data Prefetching 
A look at hardware performance counter data confirms that the Opteron's hard-
ware prefetcher is already bringing a lot of data onto the chip. Table 4.3 shows 
hardware prefetches for the matrix-vector product routine in the 25-point stencil L-
CSR. (Reported hardware prefetches are the difference between prefetch attempt and 
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prefetch cancel, the latter occurring when the data to be prefetched is found in cache.) 
Adding software prefetching for the non-zero and column index vectors to the 
L-CSR SPVM kernel resulted in a 13% average improvement in MFLOPS for the 
basic performance test matrices. The best improvement came from small prefetch 
distances (10 iterations for the 5 and 9-point stencils, 2 for the 25-point) and the 
non-temporal prefetch instruction (data is placed into way 0 of the LI cache and not 
placed into the L2 upon replacement). The improvement over hardware prefetching 
came from reducing the LI misses rather than from bringing data on chip earlier: 
software prefetching only into the L2 cache did not yield a significant improvement. 
Table 4.3 shows a tenfold decrease in LI load misses for L-CSR with software 
prefetching for the 25-point stencil. The hardware prefetcher was rendered less effec-
tive: 7.7 times fewer hardware prefetches were attempted, and 46% of the attempts 
were cancelled. (By contrast, 8% of attempted hardware prefetches were cancelled 
in L-CSR without software prefetching.) The 23-fold increase in L2 misses was most 
likely incurred by the software prefetch instructions and therefore didn't impact per-
formance. 
Unlike the L-CSR with read miss clustering, LS Buffer 2 occupancy only increased 
by 10% from software prefetching. Only one prefetch instruction needs to be issued 
per cache line, and if the data arrives early enough, all loads for the data elements in 
the cache line will hit in the LI. With read miss clustering, however, addresses for 
the remaining data elements in the cache lines will also occupy the buffer until the 
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data arrives, as load instructions for them are issued after the initial read-miss load 
instructions are issued and before the data has arrived on chip. 
Additionally, as can be seen in Figure 4.5, dispatch stalls due to Full Load Store 
Unit increased by 35% but were accompanied by a 64% decrease in total dispatch 
stalls because of a drastic decrease in Floating Point Unit stalls. Software prefetching 
did not saturate the front end of the memory system nearly as much as read miss 
clustering and made the floating point pipeline more effective by reducing data stalls 
caused by LI misses. 
In considering whether prefetching data from the x vector might further improve 
performance, we need to understand how the data is accessed. While there is no reuse 
in A and the column indices vector, there may be differing amounts of reuse in the x 
vector, depending on the structure of A. 
In Figure 4.6, we compare the effects of different locality patterns in x-vector ac-
cesses by manipulating the column indices for non-zeros in the synthetic performance 
test matrices. Structured stencil shows the performance of the regularly-structured 
basic performance test matrix. For spatial and temporal locality, we synthesized a test 
matrix in which non-zeros are located in the same few contiguous columns in each 
row. To show the effects of an access pattern with spatial locality only, non-zeros 
are arranged in contiguous columns across all the rows so that accesses to x benefit 
from spatial locality but no temporal reuse. For temporal locality, on the other hand, 
non-zeros are only present in the same scattered columns across rows so that the 
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Performance Impact of X Access Patterns 
(Memory-Bound Problem Sizes) 
_ - - -
397 
363 l 
P. " 
-J1 • 
f» ;* 
•Z° ** 
fi.i 
j 
: ' 
f 
t 
I' 
% . -. 
* 
392 
.-
"-
-
'HI 
436 
.502 
! 
f 
1 
t < * 
&35-point stencil t 
• 9-point stencil 
- 25-point stencil 
. > 435 
" 
3 1 7 . ' 
& 
ffSsL 
s-
& 
t 
I 
283 
If 
~ 
Hi" 
gag 
-502 -
I 
» -
1 
* -
t 
f 
I 
structured stencil CL-CSR) spatial and temporal 
locality 
spatial locality temporal locality 
Figure 4.6: Performance Impact of x Access Patterns 
values in x are likely to be reused temporally but have no spatial locality. 
Figure 4.6 reveals that complete loss of temporal reuse leads to a degradation 
in performance as the spatial locality access pattern increases demand for band-
width. However, the structured stencil computation is already benefiting from a de-
cent amount of both spatial and temporal locality in accesses to the x vector. There 
are 8, 10, and 5% differences between the structured stencil and the best perform-
ing x access pattern, spatial and temporal locality, for the 5, 9 and 25-point stencils 
respectively. 
Our test matrices are highly structured and therefore demonstrate a baseline for 
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the improvement achievable by prefetching values from x for sparse matrices with 
similarly-sized rows. Others have investigated the benefits of blocking for improved 
caching of the x values [17, 44]. 
4.2.5 Bandwidth Utilization 
To measure effective peak bandwidth on an Opteron 248 using DDR-400 memory, 
we used both the STREAM benchmark [30] and benchmarks developed by Gabriel 
Marin (Rice University) [29]. DDR-400 has a theoretical peak bandwidth of 6.4 GB/s. 
The STREAM benchmark compiled with the PGI 7.03 compiler using the flags "-02 
-Mvect=sse -Mnontemporal" gave GB/s rates of 4.5, 3.6, 3.7, and 3.7 for Copy, Scale, 
Add and Triad respectively. Marin's benchmark for read-only bandwidth measured 
4.8 GB/s. Therefore, we use 4.8 GB/s as the effective peak bandwidth. This is 75% 
of the theoretical peak. 
We measure three different levels of consumed bandwidth. The minimum con-
sumed bandwidth (Min) is a lower threshold which includes data in A, the column 
indices, the row permutations, and the writes to the result vector only. This calcula-
tion does not include bandwidth required to load cache lines upon store misses, nor 
does it include data from x. The next level (Mid) includes all the data in x in addition 
to the previous, assuming each element in x is loaded once. The highest level (Max) 
also includes load bandwidth for the result vector store misses. Therefore, the actual 
necessary bandwidth consumed is around the range of Mid, assuming decent cache 
reuse of x. 
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Stencil 
5-point 
9-point 
25-point 
Level 
Min 
Mid 
Max 
Min 
Mid 
Max 
Min 
Mid 
Max 
MB/s 
2728 
3031 
3334 
3032 
3249 
3466 
3155 
3236 
3317 
% effect, peak (4.8 GB/s) 
57% 
63% 
69% 
63% 
67% 
72% 
66% 
67% 
69% 
% theor. peak (6.4 GB/s) 
43% 
47% 
52% 
47% 
51% 
54% 
49% 
51% 
52% 
Table 4.4: Bandwidth Consumed by Memory-bound L-CSR w/ Software Prefetching 
Tables 4.4 shows the corresponding bandwidth consumed by the best performing 
L-CSR versions of the memory-bound problem size. The row permutation, x and 
result vectors are the same size in all three versions, so the range between Min and 
Max narrows as stencil size increases (and thus the sizes of A and the column indices 
grow in relation to x and the result vector). In the 9 and 25-point stencils, we achieve 
utilization of about half the theoretical peak bandwidth, and just a little less than 
that in the 5-point stencil. This translates into around 67% and 63% of the effective 
peak bandwidth. 
4.3 Summary 
Figure 4.7 compares performance of the SMVP transformations2 and two high-
performance dense matrix-vector multiplies with the same number of total elements 
for the memory-bound problem size. (Results for dgemm or dgemv routines are reported 
2Read miss clustering was only applied to the 25-point stencil due to the ease of hand-coding the 
transformation. 
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Figure 4.7: Performance Comparison on Conventional Processor 
based on which performed better for the given library, but in both cases a square 
matrix is multiplied with a single vector.) The dense problems are able to exploit 
data reuse in x to lower bandwidth requirements, and, in the case of the Goto library, 
also optimize for improved TLB performance. Thus, for the large problem size, they 
are able to achieve 13% and 76% better performance than the best sparse 25-point 
stencil; 25% and 93% better performance than the 9-point stencil; and 50% and 2.37 
times better performance than the 5-point stencil. 
On memory-bound basic performance test matrices, L-CSR with special case code 
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and software prefetching of non-zeros and column indices yielded an average 26% 
improvement in MFLOPS over the baseline CSR implementation. On average, these 
matrices achieved 51% of the theoretical peak bandwidth and 12% of the peak FLOPS. 
Applying L-CSR with special case code to Ll-bound problem sizes of these same 
matrices resulted in performance improvements of 70 to 120%, demonstrating that 
improving the instruction mix can have a much more significant benefit when memory 
accesses are not a performance bottleneck. Slack in the instruction stream can effec-
tively hide behind long memory access delays on sophisticated superscalar processors. 
On our real sparse matrix testbed, L-CSR with special case code yielded incon-
sistent results. Not all matrix structures benefited from the transformation, and 
improvements ranged from 7 to 18%. 
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Chapter 5 
Analysis of SMVP on the Sandia PIM 
Architecture 
5.1 Simulation Environment 
We use the Structural Simulation Toolkit (SST) [4] developed at Sandia National 
Laboratories to simulate our PIM model for our experimental studies. The SST is a 
discrete event architectural simulator that can model both the PIM architecture and 
its interconnection network. We use the PowerPC binary front end and compile our 
code with the GCC-3.3 compiler using the flags "-static -02". 
Table 5.1 presents some of the basic configuration parameters we use for our 
experiments1. Except when otherwise noted, we simulate a homogenous PIM system 
consisting of a single PIM node. The frame cache size is set to the maximum number 
of threads allocated to any LWP2. 
For parallelism we use the Qthreads library (also developed at Sandia): a lightweight 
threading library which provides full/empty bits for fine-grain synchronization and 
Variations in open row width did not have a significant impact on performance. 
2Due to simulator limitations. 
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Parameter 
LPCs 
LWPs per LPC 
LWP clock speed 
FPUs per LWP 
LWPs per ICache 
Parcel Handler 
Value 
1 
4 
800 MHz 
1 
1 
5 cycles 
Intra-LPC Network 
Topology 
Latency 
Link bits per cycle 
bus 
4 cycles 
384 
Inter-LPC Network 
Latency 
Link bits per cycle 
Parcel Handler bits per cycle 
100 cycles 
384 
384 
eDRAM 
eDRAM bank size 
eDRAM banks per LWP 
Macros per bank 
Open rows per macro 
Open row width 
Read hit 
Read miss 
Read port 
Write port 
64MB 
2 
4 
4 
32 * 4 bytes 
2 cycles 
15 cycles 
1 
1 
Table 5.1: Simulator Configuration 
locks for coarse-grain synchronization. Threads are created using library calls similar 
to those in Pthreads. 
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5.2 Experimental Results 
5.2.1 Duff's Device 
In the parallel versions of the SMVP kernels compared in this section, we create 
a fixed number of threads and divide the work among them. As in work by Williams 
et al. [44], we divide the computation to roughly balance the number of non-zeros in 
each thread's workload. Thus the number of rows a thread will compute might vary. 
The number of threads created for each matrix is approximately 128, regardless of 
the size of the matrix. Since we never divide the computation of an individual row 
among threads, there may be a slight variation in the total number of threads created 
depending on the characteristics of the sparse matrix. 
We dispatch each thread to the LWP correlated with the memory address of 
its starting nonzero. Setup time is not included in the computation time to keep 
results consistent between different kernels: all dispatched threads wait on a flag 
variable before beginning their work, and only the period between thread release and 
completion is timed. 
Figure 5.1 compares the performance of SMVP kernels inspired by Duff's device 
with regular CSR and L-CSR with fully-unrolled ("special case") code on a single PIM 
chip with 4 LWPs. As described in Section 3.4.1, the kernel inspired by Duff's device 
yields most of the benefits of loop unrolling for rows of arbitrary length, whereas 
special case code for the L-CSR kernel only applies to rows of predetermined length. 
We use a loop that handles 32 non-zeros in the kernel inspired by Duff's device. 
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Performance of SPMV Kernels Based on Duff's Device 
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Figure 5.1: Performance of SMVP Kernels Based on Duff's Device 
L-CSR with Duff's yielded an average improvement of 29% over CSR, while adding 
Duff's to CSR yielded an average improvement of 25%. The L-CSR format allows us 
to make calculations for the switch statement entry point and total loop iterations 
only once per row length group rather than for every row, as in CSR. Furthermore, 
partitioning threads based on number of non-zeros can be done much more efficiently. 
Nonetheless, since L-CSR format requires a permutation of data, using CSR with 
Duff's may be more suitable if the cost of data setup won't be amortized over ant 
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sparse matrix-vector products, such as would occur in an iterative solver. 
L-CSR with special case code (fully-unrolled code for specific row lengths) only 
outperformed L-CSR with Duff's in two matrices (circuit_4 and cube7p). In these 
two matrices, the higher row overhead in the Duff's kernel (to be discussed further in 
Section 5.3.1) had a greater impact on performance due to short row lengths. While 
special case code is optimal for the applicable row-lengths, all other row lengths still 
use an inner loop that iterates over every element. Therefore, using the Duff's-based 
kernel provides a better alternative in general than generating specialized kernels for 
specific row lengths. 
Interestingly, while L-CSR with special case code performed the best on the cir-
cuit_4 matrix on the PIM, it performed worse than CSR on the Opteron. It is likely 
that the impact of eliminating branch overhead on the simple in-order processors of 
the PIM was more advantageous than on a sophisticated out-of-order processor. 
5.2.2 Doublets 
In this section we compare the regular L-CSR kernel based on Duff's device with 
the same kernel using doublets. As described in Section 3.4.2, doublets enable us 
to align both non-zeros and column indices with their computational threads. As 
we partition doublets based on node data locality, the number of threads created for 
the different matrices vary. For a more even comparison, we create approximately 
the same number of threads in the L-CSR kernel with Duff's device using the same 
partitioning scheme as in the previous experiments. 
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Figure 5.2: Performance Impact of Doublets 
Figure 5.23 shows that in 7 cases, adding doublets improved performance, ranging 
from 8 to 17 %. In 4 cases, performance degraded, ranging from 1 to 8%. The average 
improvement in MFLOPS was 9%. 
Sparse matrices for which doublets resulted in performance degradation had either 
short rows (circuit_4 and RHPentiurn_new), or a large number of row lengths (the 
FluidDFTs), and thus incurred a larger amount of row-length group overhead per 
3We were unable to obtain doublets performance results for the PolyDFT matrices due to simu-
lation constraints. 
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non-zero. The row-length group overhead is larger for the kernel with doublets, and 
since intra-chip network latency is relatively low at 4 cycles, the effects of this overhead 
likely outweighed the benefits of data locality. 
Config 
LPCs 
1 
1 
1 
2 
4 
LWPs per LPC 
4 
8 
16 
4 
4 
MFLOPS 
without 
810 
1244 
1703 
721 
637 
with Doublets 
746 
1022 
1254 
823 
836 
Ratio 
(with to without) 
0.92 
0.82 
0.74 
1.14 
1.31 
Table 5.2: Scaled Performance Impact of Doublets for FluidDFT_rcm 
As off-chip communication costs increase to an inter-chip network latency of 100 
cycles, we speculate that the benefits of using doublets will increase as we partition 
the data across multiple PIM nodes. To test this hypothesis, we compare both kernels 
for FluidDFT_rcm, the matrix with the worst degradation from doublets, on several 
different network configurations. The ratio of MFLOPS of the kernel using doublets 
to that of L-CSR with Duff's alone is presented in Table 5.2. Even with only 2 LPCs, 
the performance relationship is reversed as data locality becomes more critical to 
performance. 
Although adding doublets improves performance as we scale to multiple PIM 
chips, the overall performance for this matrix does not scale well as we increase the 
number of chips. The FluidDFT_rcm matrix has 1643 rows, and consequently the 
x vector consists of 1643 doubles. Our data is partitioned in 32 KB blocks across 
processors and in 128 KB blocks across chips with 4 processors per chip. Thus, the 
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total size of the x vector is smaller than a contiguous block of memory local to one 
processor, leading to a large amount of contention as well as remote accesses to x 
for all other processors and chips. As we scale the computation to multiple chips, 
these effects have a dramatic impact on performance. While we have improved data 
locality for non-zeros and column indices using doublets, we discuss the impact of 
remote accesses to the x vector in the next section. 
5.2.3 X-Access Overhead 
The scaled performance of FluidDFT_rcm presented in Table 5.2 shows improve-
ments in MFLOPS of 54% and 37% for the L-CSR inspired by Duff's device kernel 
when we double the on-chip LWPs from 4 to 8, and 37% and 23% for the kernel 
with doublets. However, when we instead increase the number of LPCs, performance 
degrades for the former and only increases slightly for the latter. The difference be-
tween the behavior of the two kernels indicates the impact of better data locality in 
the doublets kernel. However, since the same amount of bandwidth is consumed by x 
vector accesses as non-zeros, the doublets data structure only improves data locality 
for 60% (12 out of 20 bytes) of the data required per non-zero. 
To eliminate the overhead of non-local x accesses, we constructed a synthetic 
matrix with the same number of non-zeros per row, but we arranged the column 
indices so that each thread would access only 10 x elements. We then allocated 10-
element x vectors in each thread's local memory. This eliminates both the latency for 
non-local accesses as well as the potential for contention among threads accessing x 
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from the same processor's memory. Depending on the number of rows in the sparse 
matrix, the original x vector may be distributed very unevenly among processors or 
chips, leading to varying amount of contention. 
Matrix 
ddayOl 
circuit_4 
cube7p_64n_natural 
1 LPC 4 LWPs 
1.08 
1.13 
1 
1 LPC 16 LWPs 
1.26 
1.18 
1.04 
4 LPCs 4 LWPs 
1.27 
1.78 
0.86 
Table 5.3: Ratio of Performance Improvement by Artificially Localizing Accesses to x on 
L-CSR SMVP with Duff's and Doublets 
We measure the impact of potentially non-local accesses to x data on the per-
formance of three matrices by. comparing regular performance against that of the 
same kernels using locally-allocated x vectors. Column indices must still be loaded; 
however, they are assigned such that each thread sequentially accesses its local 10-
element x vector. Table 5.3 shows the ratio of MFLOPS for locally-allocated x data to 
that of the regular L-CSR kernel with Duff's and doublets on three different network 
configurations. 
As can be seen in Table 3.1, the ddayOl matrix has three times as many non-zeros 
as circuit_4 but close to 4 times fewer rows. With the memory partitioning parameter 
of 215 bytes used in the simulation, the regular x vector for ddayOl is partitioned 
into approximately 5 memory blocks, whereas that for circuit_4 is partitioned into 
approximately 20. Thus the accesses to x are much more concentrated for the ddayOl 
matrix, causing more memory and network contention as we scale the number of 
processors above 5 and consequently a larger improvement when we localize x data 
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among these processors. 
Since the regular x vector for circuit_4 is partitioned into more memory blocks, 
scaling the number of processors to 16 does not lead to as much contention and 
subsequently we don't observe a substantial improvement from localizing x among 
this number of processors on a single chip. However, there is a significant impact 
from localizing x among 16 processors across four separate chips. This demonstrates 
the impact of higher off-chip communication costs incurred by accesses to the x vector 
when it is distributed across multiple chips. 
Cube7p has almost twice as many non-zeros as ddayOl and over 12 times the 
number of rows. The regular x vector is partitioned into roughly 64 memory blocks. 
Therefore, localizing x has hardly any noticeable impact on a single chip with up to 16 
LWPs. As we distribute the computation across 4 chips, we observe a counterintuitive 
result: performance degrades from localizing x data. The total size of the localized 
x data is significantly smaller than the regular x vector; however, since this data is 
local for each thread, we still expect to see better or, at the least, equal performance. 
Unfortunately, further experiments failed to explain this effect, and the simulator does 
not provide the level of transparency needed- in particular, statistics on memory bank 
and network contention. 
In all, there is a wide variation in impact of remote accesses to x, depending 
on the structure of the matrix and the network configuration. The number of rows 
determines the size of x, and how this data gets mapped across nodes will determine 
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its impact on both the degree and pattern of communication. The number of non-
zeros, on the other hand, will determine how many total accesses to x are made, while 
the number of rows determines the number of accesses to other potentially remote 
data structures (the row permutation and results vectors). As the computation is 
scaled to more processors, and particularly as it is mapped across multiple nodes, 
remote accesses will have an increasingly significant impact on performance. 
5.3 Bandwidth Utilization 
5.3.1 Instruction Mix of SMVP Kernels 
Table 5.4 shows computational costs per non-zero and additional row overhead 
for each of our SMVP kernels. Total instructions and ratios of memory and floating 
point instructions are presented for the computation per non-zero. Additional row 
overhead includes total additional instructions per row and the percentage of those 
that are memory instructions. The number of memory instructions in the additional 
row overhead remains 2 in all cases. 
Kernel 
CSR 
CSR w/Duff's 
L-CSR w/special cases 
L-CSR w/Duff's 
L-CSR w/Duff's & doublets 
Inst. 
8 
5 
5; 8 
5 
5 
Per Non-zero 
%Mem Ops 
37.5 
60 
60; 37.5 
60 
60 
%FP Ops 
12.5 
20 
20; 12.5 
20 
20 
Add 
Inst. 
12 
31 
7; 11 
23 
22 
. Per Row 
%Mem Ops 
16.7 
6.5 
28.6; 18.2 
8.7 
9.1 
Table 5.4: Instruction Mix of SMVP Kernels 
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The CSR kernel (presented in Figure 3.1(A)) iterates through the rows of the 
sparse matrix. It determines row length by comparing the indices at which the non-
zeros of two consecutive rows begin in the compressed vector of non-zeros. The kernel 
iterates through each row's non-zeros, computes a temporary sum for the row, and 
writes the sum into the results vector upon completing the row. For each non-zero, 
the corresponding column index must be read from the column index vector and used 
to load the element of the x vector to multiply with the non-zero. 
We optimized our baseline CSR kernel to minimize the number of instructions 
generated by the compiler. (See Appendix A.l for the source code.) The costs per 
non-zero for the CSR kernel are 8 instructions: 3 memory, 1 floating point4, 1 address 
calculation for the indexed load, 2 integer additions for non-zero and column index 
increments, and a branch. 
The L-CSR kernel (Figure 3.1(B)) iterates through a vector of row lengths. For 
each length, it then iterates through the rows in the sparse matrix that have the cor-
responding number of non-zeros. For row lengths that dominate the matrix, "special 
case" code can be added to the kernel. L-CSR with special case code transforms 
the row computation of some rows from a loop to straight-line code by providing 
fully-unrolled code for specific row lengths. This lowers the cost per non-zero to 5 
instructions by hoisting 3 instructions, the integer additions and branch, from the per 
non-zero into the row overhead. Five instructions per non-zero is optimal for CSR 
storage, which requires loads of the non-zero, column index and indexed x value for 
4The PowerPC generates a single floating point multiply-add assembly instruction. 
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every non-zero in the matrix. 
L-CSR with special cases only exhibits the optimal per non-zero overhead for rows 
of length for which special case code has been added to the kernel; other rows are 
still computed with loops and incur the same non-zero overhead as in regular CSR. 
The SMVP kernels inspired by Duff's device (Figure 3.4) also exhibit the optimal per 
non-zero cost. Instead of relying on specialized code for specific matrices, the kernels 
determine how many iterations of the same unrolled code (the body of the do-while 
loop) to apply to each row. In our experiments we use a loop body that handles 32 
non-zeros. Thus, rows of length 32 or less are handled as straight-line code, and for 
longer rows, the kernel executes two or more iterations of the do-while loop. The 
Duff's device logic determines the entry point in the loop body, the case in the switch 
statement, based on row length. 
For the kernels inspired by Duff's device, the instruction counts presented in Table 
5.4 assume a single iteration of the do-while loop. Four instructions counted in the row 
overhead are incurred on iterations of the do-while loop (3 in the Duffs and doublets 
kernel): compare and branch instructions for the loop and pointer increments. Thus, 
for rows of longer length than the loop body, the row overhead increases by four 
instructions for every extra iteration of this loop. 
In comparing CSR with Duff's (Appendix A.2) and L-CSR with Duff's (Appendix 
A.3), we see a 26% reduction in row overhead in the latter. As in optimizing the costs 
per non-zero, this improvement results from hoisting instructions out of the innermost 
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relevant loop, this time from the row into the row-length group overhead. The Duff's 
device logic uses row length to determine the entry point in the loop. In L-CSR with 
Duff's, row length is the same for all the rows in a row-length group so the entry point 
can be calculated once per group, whereas in CSR with Duff's it must be calculated 
for each row. However, this instruction reduction only translates into a 4% difference 
in the average runtime improvement over regular CSR for our test suite. 
Compared to regular CSR, the L-CSR row overhead is significantly lower for the 
special case code and roughly the same otherwise. In L-CSR special case code, row 
overhead consists of the instructions required to store the result. Since the rows have 
been reordered, a read of the original row index is also necessary. In both CSR and 
L-CSR when special case code is not applicable, additional loop overhead is incurred 
per row. Although CSR does not require a read of a row index to write back the 
result, it must read the row start of the following row to determine the row's length. 
Thus, both CSR and L-CSR incur two memory operations, a load and a store, in 
their row overhead. 
The row overhead for L-CSR special case code is also significantly lower in compar-
ison to L-CSR with Duff's, since the Duff's device incurs loop and switch statement 
overhead. Additionally, all L-CSR kernels incur row-length group overhead while the 
CSR kernels do not. However, in many cases, the number of row lengths is usually 
insignificant in relation to the number of rows. The only notable exception in our 
test suite is FluidDFT with 521 row lengths and 1643 rows. 
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The L-CSR kernel with Duff's and doublets (Appendix A.4) exhibits the same per 
non-zero and row overhead instruction mix as L-CSR with Duff's, with the excep-
tion of one fewer instruction incurred on every iteration of the do-while loop. This 
is because only one pointer needs to be incremented for the doublets data struc-
ture, instead of two for the separate non-zero and column indices vectors. However, 
the overhead per row length group increases due to conditional branches that are 
implemented to avoid added complexity within the row loops. 
5.3.2 Bandwidth Utilization 
Our current PIM chip configuration consists of 4 LWPs, each of which can load 
1 double-precision floating point per cycle and has a clock rate of 800 MHz. Thus 
the LWPs could consume a peak of 25.6 GB/s of data on-chip for a peak processing 
capability of 3.2 GFLOPS. Given our best-case ratio of 60% memory operations per 
non-zero, we have a hard upper bound of utilizing only 60% of the available bandwidth 
for our SMVP kernels if the architecture restricts us to issuing a single operation per 
cycle, reducing our peak bandwidth to 15.36 GB/s for these kernels. 
Our best performance on one PIM node with 4 LWPs was achieved by the ddayOl 
sparse matrix using L-CSR with Duff's and doublets. This matrix with 923,006 non-
zeros and 21,180 x 21,180 dimensions attained 945 MFLOPS with this kernel, or 
29.5% of peak processing5. Actual sustained bandwidth was 9.14 GB/s: 35.7% of 
5MFLOPS are calculated as 2 floating point instructions per non-zero, whereas the instruction 
mix ratios presented in the previous section only count the floating point multiply-add instruction 
once. Therefore, the MFLOPS do not correspond to the instruction mix limits. 
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total peak bandwidth and 59.5% of the reduced peak bandwidth based on instruction 
mix upper bounds. 
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Chapter 6 
Performance Comparisons 
6.1 Sandia PIM Compared to Opteron 
Figure 6.1 shows the performance improvements achieved by two different con-
figurations of one PIM node over a single Opteron CPU. The PIM measurements 
report either the L-CSR with Duff's or L-CSR with Duff's and Doublets, depending 
on which achieved better performance for the matrix1. On the Opteron, the kernel 
is either L-CSR or CSR based on the same criteria. The Opteron performance has 
not been improved by software prefetching. Additionally, matrix-specific optimiza-
tions using autotuning, such as in [44], would have undoubtedly boosted our baseline 
Opteron performance. 
The average ratio of PIM to Opteron MFLOPS was 1.82 for 4 LWPs and 4.71 
for 16 LWPs. RHPentium was our most disappointing matrix: even with 16 LWPs, 
performance did not improve noticeably beyond the Opteron. The graph of RHPen-
tium presented in Table 3.1 shows that this matrix is the most unstructured in our 
1We do not include the PolyDFT matrices since we were unable to obtain Doublets results for 
them. 
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Improvement of PIM Over Opteron 
w 
a. 
o 
I 
S 
i 
! 
8.00 
7.00 
6.00 
5.00 
4.00 
3.00 
2.00 \-h> 
l.oo f-pr 
0.00 
E 1 LPC 4 LWPs 
• 1 LPC 16 LWPS 
% m i 
I 
« v 1
 "''§:• 
MM 
1.821.L 
<>«• 
^ 
y 
& >' & J" 
* ' 
^ 
Sparse Matrix 
Figure 6.1: PIM to Opteron Performance Comparison 
test suite, with non-zeros distributed throughout the entire matrix. Reverse Cuthill-
McKee (RCM) ordering was also ineffective for improving bandwidth for RHPentium. 
The poor performance of this matrix on the PIM is likely due to the absence of open 
row locality in x accesses. Among the other sparse matrices in our test suite, the 
ratio of PIM to Opteron MFLOPS ranged from 1.62 to 2.20 on 4 LWPs, and from 
3.16 to 6.91 on 16 LWPs. Median performance on a single PIM chip with 16 LWPs 
was 2 GFLOPS. 
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The performance improvement of the Sandia PIM over the Opteron on SMVP 
stems from exploiting thread-level parallelism on multiple processors, memory latency 
tolerance through multithreading, and greater memory bandwidth. Since we never 
came close to saturating the available Opteron bandwidth, it appears that the first 
two are more significant factors in improvement than the last. This assumption is 
further supported by SMVP performance on the SUN Niagara2 [44], to be discussed 
in Section 6.2.2. 
Our best performance on both architectures fell significantly short of the peak 
FLOPS and bandwidth. On the Opteron, we achieved 12% of peak FLOPS and 
about 51% of peak bandwidth, and on the Sandia PIM (with 4 LWPs), 30% of peak 
FLOPS and 36% of peak bandwidth. 
6.2 Comparisons with Related Work 
6.2.1 Sandia PIM Compared to DIVA 
It is difficult to directly compare the SMVP performance on the Sandia PIM model 
against that on DIVA [13] since our model relies on latency reduction through fine-
grain multithreading and parallelism through multiple independent processing units, 
whereas DIVA relies on a wide-word datapath for fine-grain data parallelism. 
They use compressed column format, for which the computation proceeds in 
column-major order. The algorithm reads and writes partial sums for every non-
zero, thus requiring greater bandwidth than our algorithm. However, it benefits from 
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better locality in x and can utilize wide word parallelism in loads from the non-
zero and row index vectors as well as in the multiplies. Therefore it is unclear how 
their original host performance relates to our Opteron performance. The DIVA PIM 
processor runs at half the speed of their host, whereas in our simulations, the PIM 
processors run at 36% of the Opteron processor speed. 
Finally, we measure performance on a variety of sparse matrices with different 
structures, whereas they use only the NAS sparse conjugate gradient benchmark for 
SMVP. Nonetheless, our average performance improvement over the Opteron across a 
range of sparse matrices on a single PIM chip with 4 light-weight processors is roughly 
the same as their speedup on a single DIVA PIM chip over a host processor for the 
NAS sparse conjugate gradient benchmark. 
6.2.2 Sandia PIM Compared to Multicore 
Williams et al. [44] compared serial and parallel SMVP performance on a range of 
sparse matrices on both homogeneous and heterogeneous multicore platforms, relying 
on auto-tuning for optimization. In this section, we compare our Opteron and PIM 
performance results with theirs for the Opteron, Niagara2, and Cell blade platforms. 
On the Opteron with DDR2-667 RAM, which has 10.6 GB/s bandwidth per 
socket, Williams et al. achieved 1.6 times median speedup on a single core and paral-
lel speedups over optimized single-core performance of 1.5 and 2.9 on two cores and 
dual-socket x dual-cores respectively. Median performance was around 700 MFLOPS 
on a single core, 1 GFLOPS on a dual-core chip, and 2 GFLOPS on dual-socket x 
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dual-cores. 
In our studies, our Opteron platform has DDR-400 RAM with 6.4 GB/s band-
width, while our processors run at the same clock speed. Using L-CSR with fully 
unrolled ("special case") code and software prefetching, we achieved 51% of peak 
bandwidth on the basic performance test matrices, while on a single core, they re-
ported that a dense matrix in sparse format sustained 49.2% of peak bandwidth. 
However, their dense matrix in sparse format achieved 1.3 GFLOPS (29.7% of peak 
FLOPS), significantly better than our sparse matrices, despite not sustaining a larger 
percent of peak bandwidth. 
The relationship between increased bandwidth and performance is unclear on this 
architecture. Indeed, in his study on Opteron memory system performance, McCalpin 
states that overheads are 67% larger with the DDR2-667 than with the DDR-400, 
and he is able to achieve a higher percent of peak bandwidth on the latter [31]. 
Our basic performance test matrices are well-structured and therefore exhibit good 
locality in x-vector accesses on the Opteron. However, for our real sample matrices 
on the Opteron, L-CSR with special case code was not sufficient to achieve consistent 
benefits on all matrix structures, and we did not implement software prefetching or 
experiment with techniques to improve input vector locality. Of the 13 matrices in 
our testbed, only 7 showed improvements from L-CSR with special case code, and 
the average improvement among these was 10%. 
However, Williams et al. showed that benefits from auto-tuning were also incon-
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sistent. Of the 13 matrices in their testbed, 6 achieved single-core performance of 
500 MFLOPS or less. Of these matrices, 3 showed no improvement from single-core 
optimizations, and 2 showed single-core improvement only from prefetching. These 5 
matrices had the shortest rows in their testbed. Therefore, it is possible that L-CSR 
with special case code along with software prefetching could boost performance for 
some of these matrices. 
Both auto-tuning and L-CSR with special case code have associated overheads. 
Furthermore, generating special case code can be impractical for some matrices, 
prompting us to introduce a kernel inspired by Duff's device. Although this ker-
nel did not improve performance on the Opteron, it did provide consistent benefits 
on the less complex processors of our PIM model. On the Opteron, memory overhead 
minimizes the impact from instruction mix optimization for memory-bound problem 
sizes. The Opteron's superscalar and out-of-order issue with branch prediction effec-
tively hide loop overhead for memory-bound problems; the benefit from L-CSR with 
special case code stems primarily from address arithmetic optimization. On the San-
dia PIM's single-issue in-order processors, on the other hand, the benefits from Duff's 
device stem from minimizing loop overhead. However, we did not see these benefits 
until we hand-optimized the address arithmetic, since our compiler was unable to do 
so. 
On a single-chip PIM with 4 light-weight processors, our average performance 
was comparable with their auto-tuned single-core Opteron performance, and with 
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16 light-weight processors, our single-chip PIM performance was comparable with 
their dual-socket x dual-core performance. However, Williams et al. achieved better 
performance on the Sun Niagara2 than on the Opteron. Their median performance 
of 3 GFLOPS on the Niagara2 also surpassed our single-chip PIM with 16 LWPs by 
1 GFLOPS. 
Like the Sandia PIM, the Niagara2 uses in-order processors and relies on multi-
threading to hide latency. It has 8 cores, each of which supports 2 groups of 4 hardware 
threads. The 1.4 GHz processors can issue one instruction from each thread group for 
a total of 16 instructions per cycle. There are 4 memory controllers and an aggregate 
off-chip bandwidth of 64 GB/s, comprised of 42.6 GB/s for reads and 21.3 GB/s for 
writes. The 4 to 1 ratio of issue slots to memory controllers, in combination with 
multithreading, enables the Niagara2 to yield a high percentage of peak bandwidth. 
Williams et al. also found that a Cell blade was able to sustain over 90% of 
its peak internal memory bandwidth on all sparse matrices due to user-controlled 
direct memory transfers, outperforming the other architectures they examined with 
a median performance of 3.5 GFLOPS on a single socket and 6.5 GFLOPS on dual 
socket. 
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Chapter 7 
Conclusions 
In conclusion, we analyzed the impact of several different transformations on 
SMVP, both on a single Opteron CPU and on the Sandia PIM. On the Opteron, 
we compared compressed sparse row SMVP with length-grouped compressed sparse 
row SMVP using special case code for specific row lengths, and we explored the im-
pact of software prefetching and read miss clustering on the latter. On the PIM, 
we introduced the SMVP kernel inspired by Duff's device and the doublets data 
structure. 
The performance impact of code and data transformations is harder to predict and 
analyze on the Opteron due to its more complex architecture. While SMVP is com-
monly believed to be bandwidth-bound, we are unable to utilize much of the available 
bandwidth on the Opteron, yet experiments show that memory overheads outweigh 
the performance benefits of instruction mix optimizations for memory-resident prob-
lems. Both memory latency and limitations in the memory controller interface appear 
to be at fault. 
On the PIM, SMVP performance is more closely correlated with a computational 
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kernel's non-zero and row costs due to the simpler processor cores and absence of 
cache effects. Thus our code transformations on the PIM resulted in more consistent 
improvements. In addition to the instruction mix of the kernel, memory locality plays 
a significant role in performance, especially as the computation is partitioned across 
multiple PIM nodes. 
On a single PIM chip, we achieved an average improvement of 29% over a con-
ventional CSR kernel using an L-CSR kernel based on Duff's device, and further 
improved this kernel 8% by adding the doublets data structure to improve data local-
ity for non-zeros and column indices. Moreover, scaled performance results indicate 
that the benefits of using the doublets data structure will improve dramatically when 
the computation is partitioned across PIM nodes. For multi-node computations, 
techniques for minimizing input vector access costs must also be explored. Such tech-
niques include software caching, data duplication or more complicated partitioning 
strategies hidden within an opaque data structure. Alternately, compressed sparse 
column format can be used in conjunction with vector-unit hardware support. 
A single PIM chip outperformed a single Opteron CPU by an average of 1.82 with 
4 light-weight processors and 4.71 with 16 light-weight processors. However, only a 
fraction of the available bandwidth was utilized on the PIM chip, in part due to its 
single-issue processor design and the lack of wide word support. 
The promise of PIM architectures lies in their potential to deliver much greater 
on-chip memory bandwidth than conventional microprocessors with off-chip memory 
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subsystems. Without suitable architectural support, however, this potential can-
not be exploited. Through our experimentation, we have concluded that although 
hardware multithreading may hide memory latency, in the Sandia PIM design it 
cannot push the memory system hard enough to effectively utilize the available on-
chip bandwidth. Since compute cycles must still be dedicated to address arithmetic 
or computation, overlapping these with memory operations requires issuing multiple 
instructions per cycle. Thus, issuing a memory operation each cycle to maximize 
bandwidth utilization requires superscalar or VLIW instruction issue, wide memory 
operations, or asynchronous memory transfers such as the DMA transfers used in the 
Cell processor. Past PIM designs have typically proposed vector units or wide word 
data paths and functional units to tap on-chip DRAM row bandwidth. 
The future prospects of 3D memory stacking are diminishing the design differences 
between PIM and other multicore processors. Stacked memory is a possible solution 
for increasing bandwidth and lowering latency for multi- and many-core chips. Stack-
ing allows the coupling of high-performance logic and high-density DRAM processes. 
At the same time, processors available today such as the STI Cell and Sun Niagara2 
already show the performance potential of integrating larger numbers of simpler pro-
cessing cores. Thus, while SMVP performance alone does not appear to substantiate 
the need to fabricate a custom architecture, the code and data transformations we 
have investigated for the Sandia PIM may be applicable to other current or future 
architectures. 
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The primaxy contributions of this work were: 
• A SMVP kernel inspired by Duff's device. This general-use kernel provides 
the benefits of loop unrolling for sparse matrices with rows of arbitrary length. 
Although the kernel has lower per-row overhead when used with L-CSR format, 
it can also be used with regular CSR format to obviate the need for any data 
restructuring. However, the addition of pointer arithmetic may be necessary for 
maximum performance if the compiler is unable to streamline memory address 
calculations. While this kernel did not seem to improve performance on a 
complex superscalar architecture, we speculate that it will be of benefit on 
simpler in-order processors in which slack in the instruction mix cannot be 
effectively hidden behind simultaneously-issued long-latency instructions. 
• The doublets data structure. This data structure improves data locality for non-
zeros and column indices and can be of potential benefit on any architecture in 
which data partitioning or alignment can significantly impact performance. This 
data structure provides an alternative to making column indices long integers 
to match the size of non-zeros, an approach that would negatively impact cache 
and TLB performance, memory latency, and bandwidth consumption. 
• Performance evaluation of the Sandia PIM design from the perspective of a 
SMVP workload. For this workload, the current design does not provide higher 
performance than other currently-available architectures such as the STI Cell 
and Sun Niagara2. 
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Our experiments have focused on the performance of the computational kernel 
and ignored data setup, parallel decomposition and thread allocation costs. On a 
heterogeneous system, these costs should be dwarfed by or overlapped with the com-
putational kernel, particularly for iterative solvers. However, on a homogenous PIM 
system, these costs are far from trivial. As Amdahl's Law indicates, the impact of 
serial portions of parallel computations can dominate parallel running time. Thus, 
parallel solutions to data setup and parallel decomposition must be found as well. 
Finally, although it was not our focus in this study, our experiences suggest that 
load balancing and sparse matrix partitioning can be critical to good parallel perfor-
mance and deserve close attention in parallel decompositions of SMVP, as they are 
particularly complicated by variations in matrix structures and input vector access 
patterns. 
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Appendix A 
Optimized SMVP Kernels 
In the following sections we present four hand-optimized SMVP kernels: CSR 
kernel, CSR kernel inspired by Duff's device, L-CSR kernel inspired by Duff's device, 
and L-CSR kernel using Doublets. In all of the following kernels, we use a remote 
function call to the iden t i ty function to set val_zero to zero (only shown in A.l). 
This prevents the compiler from substituting a single register copy instruction with a 
constant table lookup, which is comprised of two instructions. The iden t i t y function 
simply returns its argument. In addition, we use explicit pointer calculations to access 
values in the column index, non-zero, and row start vectors in order to minimize non-
essential instructions inserted by the compiler. 
A.l Optimized CSR Kernel 
double val_zero = identity(0.0); 
col = 0; 
char *cols_ptr = (char *)&cols[col]; 
char *nz_ptr = (char *)&nz[col]; 
char *rowstart_ptr = (char *)&rowstart[firstrow + 1]; 
for (row = firstrow; row < lastrow; row++){ 
res = val_zero; 
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for (; col < *((int *)(rowstart_ptr)); col++){ 
r es += *((double *)(nz_ptr)) * x[*((int *)(cols_ptr))] ; 
nz_ptr +=8; 
cols_ptr += 4; 
} 
r[row] = res; 
rowstart_ptr += 4; 
A.2 Optimized CSR Kernel Inspired by Duff's Device 
As described in Section 3.4.1, Duff's device interlaces the structures of a switch 
and a loop in C to unroll a loop, relying on the fall-through semantics of the case 
statements. For brevity we depict a loop body that handles 8 non-zeros; however, in 
our experiments, we use a loop body that handles 32 non-zeros. 
For each row, the code calculates the number of total iterations ( i t e ra t ions ) 
for the loop and the initial entry point into the loop body (enter), which is row 
length modulo 8. The use of explicit pointers to access the non-zero and column 
index vectors complicates the code since row length is unknown prior to runtime. 
To handle this correctly, the pointers are advanced forward a distance corresponding 
to the number of elements that must be accessed, and the elements are accessed by 
subtracting the correct distance from the pointers. 
char *cols_ptr = (char *)&cols[col]; 
char *nz_ptr = (char *)&nz[col]; 
char *rowstart_ptr = (char *)&rowstart[firstrow+1]; 
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for (row = firstrow; row <= lastrow; row++){ 
nextstartcol = *((int *)(rowstart_ptr)); 
rowlen = nextstartcol - col; 
enter = rowlen & 0x7; 
iterations = (enter > 0) + (rowlen » 3); 
nz_ptr += enter « 3; 
cols_ptr += enter « 2; 
res = val_zero; 
switch (enter){ 
case 
case 
case 
case 
case 
case 
case 
case 
0 
7 
6 
5 
4 
3 
2 
i-i 
do { nz_ptr 
res += 
res += 
res += 
res += 
res += 
res += 
res += 
res += 
} while 
+= 64; cols_ptr += 32; 
*(double *)(nz_ptr-64) 
•(double *)(nz_ptr-56) 
•(double *)(nz_ptr-48) 
•(double •)(nz_ptr-40) 
•(double •)(nz_ptr-32) 
•(double *)(nz_ptr-24) 
•(double •)(nz_ptr-16) 
•(double *)(nz_ptr-8) 
(—iterations > 0); 
} 
r[row] = res; 
> 
A.3 Optimized L-CSR Kernel Inspired by Duff's Device 
The L-CSR kernel inspired by Duff's device differs from the CSR kernel inspired by 
Duff's device in that the enter and i t e r a t i o n s calculations need only be performed 
once per row-length group rather than once per row since all rows in the group have 
the same row length. The value of i t e r a t i o n s is copied once per row into the loop 
index n. 
for(len = startlen; len <= endlen; len+=2){ 
firstrow = lengths[GR0UP_START + len]; 
rowlen = lengths[len]; 
lastrow = lengths[GR0UP_START + len+2]-l; 
enter = rowlen & 0x7; 
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• x[*(int+)(cols_ptr-32)] 
• x[*(int*)(cols_ptr-28)] 
• x[*(int*)(cols_ptr-24)] 
• x|>(int^)(cols_ptr-20)] 
• x[*(int*)(cols_ptr-16)] 
• x|>(int^) (cols_ptr-12)] 
• xO(int^) (cols_ptr-8)] ; 
• xO(int*) (cols_ptr-4)] ; 
iterations = (enter > 0) + (rowlen » 3); 
for (row = firstrow; row <= lastrow; row++){ 
res = val_zero; 
n = iterations; 
nz_ptr += enter « 3; 
cols_ptr += enter « 2; 
switch (enter)-[ 
case 0: do { nz_ptr += 64; cols_ptr +=32; 
res += *(double *)(nz_ptr-64) * x[*(int*)(cols_ptr-32)] 
res += *(double *)(nz_ptr-56) * x[*(int*)(cols_ptr-28)] 
res += *(double *)(nz_ptr-48) * x[*(int*)(cols_ptr-24)] 
res += *(double *)(nz_ptr-40) * x[*(int*)(cols_ptr-20)] 
res += *(double *)(nz_ptr-32) * x[*(int*)(cols_ptr-16)] 
res += *(double *)(nz_ptr-24) * x[*(int*)(cols_ptr-12)] 
res += *(double *)(nz_ptr-16) * x[*(int*)(cols_ptr-8)]; 
res += *(double *)(nz_ptr-8) * x[*(int*)(cols_ptr-4)]; 
> while (—n > 0) ; 
case 7 
case 6 
case 5 
case 4 
case 3 
case 2 
case 1 
} 
} 
} 
r[rowindex[row]] = r e s ; 
A.4 Optimized L-CSR Kernel Using Doublets 
This kernel combines the L-CSR kernel inspired by Duff's device with the use 
of the doublets data structure presented in Section 3.4.2. Doublets pack a pair of 
non-zeros and their corresponding column indices together into one structure. Thus, 
a row's starting non-zero may be the even or odd element of the pair. To avoid 
non-essential instructions inside the loop that iterates over rows, we hoist the logic 
necessary to determine the parity of the starting element into the loop iterating over 
row-length groups. The number of non-zeros in a row may also be even or odd, 
resulting in an even or odd entry case into the loop body. Thus four separate cases 
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arise that must be handled: the cross product of even and odd starting elements with 
even and odd case statements. For odd row lengths, two rows are handled at a time 
to avoid additional logic since the parity of the starting element will alternate. 
char *db_ptr = (char *)&(doublets[col]); 
for(len = startlen; len <= endlen; len+= 2){ 
firstrow = lengths[GROUP_START + len]; 
rowlen = lengths[len]; 
lastrow = lengths[GROUP_START + len+2]-l; 
enter = rowlen & 0x7; 
iterations = (enter > 0) + (rowlen » 3); 
enterlsOdd = enter & 0x1; 
startodd= origcol & 0x1; 
origcol += rowlen * (lastrow - firstrow + 1); 
a=((enter + l)/2) * sizeof(dblt); 
b=((enter/2)+1) * sizeof(dblt); 
if (startodd && enterlsOdd) { /* 
for (row = firstrow; row < lastrow; row+= 2){ 
res = val_zero; 
n = iterations; 
db_ptr += a; 
switch (enter){ 
case 0: 
do { 
db_ptr +=96; // 4 * sizeof(dblt); 
-*/ 
case 
case 
case 
case 
case 
case 
case 
7: 
6: 
5: 
4: 
3: 
2: 
1: 
res 
res 
res 
res 
res 
res 
res 
res 
+= ( 
+= ( 
+= ( 
+= ( 
+= ( 
+= ( 
+= ( 
+= ( 
(dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
(dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
(dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
(dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
(dblt *)(db_ptr-48))->nz. .even * x[((dblt *)(db_ptr-48))->col_even]; 
(dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
(dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
(dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
} while (—n > 0) ; 
r[rowindex[row]] = res; 
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res = val_zero; 
n = iterations; 
db_ptr += b; 
switch (enter){ 
case 0: 
do { 
res += ((dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
db_ptr += 96; //4 * sizeof(dblt); 
case 7: 
case 6: 
case 5: 
case 4: 
case 3: 
case 2: 
case 1: 
res += ((dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
res += ((dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
res += ((dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
res += ((dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
res += ((dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
res += ((dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
res += ((dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
} while (—n > 0) ; 
} 
r[rowindex[row+l]] = res; 
db_ptr -= sizeof(dblt); 
> 
if (row == lastrow) { 
res = val_zero; 
n = iterations; 
db_ptr += a; 
switch (enter){ 
case 0: 
do -C 
db_ptr +=96; // 4 * sizeof(dblt); 
res += ((dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
case 7: 
case 6: 
case 5: 
case 4: 
case 3: 
case 2: 
case 1: 
res += ((dblt *) (db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
res += ((dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
res += ((dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
res += ((dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
res += ((dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
res += ((dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
res += ((dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
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} while (—n > 0); 
} 
r[rowindex[row]] = res; 
} 
} /* */ 
else if (enterlsOdd)-C // starts even /* */ 
for (row = firstrow; row < lastrow; row+= 2){ 
res = val_zero; 
n = iterations; 
db_ptr += b; 
switch (enter){ 
case 0: 
do { 
[(dbit *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
db_ptr += 96; //4 * sizeof(dblt); 
(dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
(dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
(dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
(dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
(dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
(dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
[(dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
} while (—n > 0); 
} 
r[rowindex[row]] = res; 
db_ptr -= sizeof(dblt); 
res = val_zero; 
n = iterations; 
db_ptr += a; 
switch (enter){ 
case 0: 
do { 
db_ptr +=96; // 4 * sizeof(dblt); 
res += ((dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
case 7: 
res += ((dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
case 6: 
res += ((dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
case 5: 
res += ((dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
case 4: 
res += ((dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
case 
case 
case 
case 
case 
case 
case 
7: 
6: 
5: 
4: 
3: 
2: 
1: 
res += ( 
 
res += ( 
res += ( 
res += ( 
res += ( 
res += ( 
res += ( 
res += ( 
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case 3: 
res += ((dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
case 2: 
res += ((dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
case 1: 
res += ((dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
} while (—11 > 0); 
} 
r[rowindex[row+l]] = res; 
if (row == lastrow) { 
res = val_zero; 
n = iterations; 
db_ptr += b; 
switch (enter){ 
case 0: 
do { 
res += 
db_ptr += 96; //4 * sizeof(dblt); 
case 7: 
case 6: 
case 5: 
case 4: 
case 3: 
case 2: 
case 1: 
res += 
res += 
res += 
res +-
res += 
res += 
res += 
(dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
(dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
(dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
(dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
(dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
(dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
(dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd] ; 
(dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
} while (—11 > 0); 
> 
r[rowindex[row]] = r e s ; 
db_ptr -= s i z e o f ( d b l t ) ; 
} 
} / * _ 
-*/ 
else if (startodd){ // enter is even /*— */ 
for (row = firstrow; row <= lastrow; row++){ 
res = val_zero; 
n = iterations; 
db_ptr += b; 
switch (enter){ 
case 0: 
do { 
res += ((dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
db_ptr += 96; //4 * sizeof(dblt); 
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case 7: 
res += ((dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
case 6: 
res += ((dblt *)(db_ptr-96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
case 5: 
res += ((dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
case 4: 
res += ((dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
case 3: 
res += ((dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
case 2: 
res += ((dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
case 1: 
res += ((dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
} while (—n > 0); 
> 
r[rowindex[row]] = res; 
db_ptr -= sizeof(dblt); 
} 
y /* ___*/ 
else-C //enter is even and starts even /* */ 
for (row = firstrow; row <= lastrow; row++){ 
res = val_zero; 
n = iterations; 
db_ptr += a; 
switch (enter){ 
case 0: 
do { 
db_ptr += 96; //4 * sizeof(dblt); 
res += 
case 7: 
case 6: 
case 5: 
case 4: 
case 3: 
case 2: 
case 1: 
res += 
res += 
res += 
res += 
res += 
res += 
res +: 
> while (—n > 0); 
} 
r[rowindex[row]] = res; 
> 
> 
} 
(dblt *)(db_ptr-96))->nz_even * x[((dblt *)(db_ptr-96))->col_even]; 
(dblt *)(db_ptr~96))->nz_odd * x[((dblt *)(db_ptr-96))->col_odd]; 
(dblt *)(db_ptr-72))->nz_even * x[((dblt *)(db_ptr-72))->col_even]; 
(dblt *)(db_ptr-72))->nz_odd * x[((dblt *)(db_ptr-72))->col_odd]; 
(dblt *)(db_ptr-48))->nz_even * x[((dblt *)(db_ptr-48))->col_even]; 
(dblt *)(db_ptr-48))->nz_odd * x[((dblt *)(db_ptr-48))->col_odd]; 
(dblt *)(db_ptr-24))->nz_even * x[((dblt *)(db_ptr-24))->col_even]; 
(dblt *)(db_ptr-24))->nz_odd * x[((dblt *)(db_ptr-24))->col_odd]; 
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